



FUNDAMENTAL INVESTIGATION OF HIGH TEMPERATURE 
 










A dissertation submitted to faculty of 
The University of Utah 
in partial fulfillment of the requirements for the degree of 
 
 




Department of Materials Science and Engineering 
 














Copyright  Jehn-Huar Chern 2011 
 
All Rights Reserved 








The dissertation of Jehn-Huar Chern 
has been approved by the following supervisory committee members: 
 
Laurence P. Sadwick , Chair June 8, 2011 
 
Date Approved 
Ruey-Jen Hwu , Member June 8, 2011 
 
Date Approved 
Jeffrey E. Shield , Member June 16, 2011 
 
Date Approved 
John M. Worlock , Member June 22, 2011 
 
Date Approved 




and by Anil V. Virkar , Chair of  
the Department of Materials Science & Engineering 
 








In this dissertation copper germanium (CuGe)-based materials were 
investigated as potential ohmic contacts to n-type gallium arsenide (GaAs). The 
CuGe-based contacts to GaAs were found to not form any reaction products with 
GaAs and to have low contact resistance comparable to that of nickel gold 
germanium (NiAuGe) ohmic contacts to GaAs. The potential for high temperature 
applications using CuGe ohmic contacts was investigated. A guideline for further 
reduction of the contact resistance has been achieved after investigating the 
detailed mechanism of the formation of binary CuGe contacts over a wide range 
of Ge concentrations. The thermal stability of CuGe contacts was significantly 
enhanced and improved by introducing a diffusion barrier, titanium tungsten 
nitride (TiWNx), and a gold (Au) overlayer for high temperature applications. 
Novel approaches such as epitaxial thulium phosphide (TmP) Schottky 
contacts and the utilization of low temperature (LT)-aluminum gallium arsenide 
(AlGaAs) were also investigated in this dissertation and likely will be the standard 
 technologies for a new generation of high-temperature electronics. 
Inserting a layer of aluminum arsenide (AlAs) underneath the channel of a 
GaAs-based MESFET was found to reduce substrate leakage currents by a 
factor of 30 compared with the same MESFET directly fabricated on a semi-
insulating GaAs substrate. In addition to AlAs, and AlxGa1-xAs materials, new 
 materials grown at low temperatures such as LT-AlGaAs were used in 
heterojunction FET structures as a back wall barrier. Low drain leakage currents 
were achieved using AlAs and LT-AlGaAs as the back wall barriers. Some 
fundamental properties regarding these materials are of great interest and in 
need of further characterization. 
Part of the work in this dissertation was devoted to the characterization of 
device performance for different structure designs at elevated temperatures. The 
suitability of GaAs-based and gallium arsenide (GaN)-based MESFET, JFET, 
pseudomorphic-HEMT, and modulation doped FET (MODFET) devices for high-
temperature applications were investigated and addressed in terms of device 
performance such as transconductance, leakage current density, and current 
gain. Wide gap materials such as GaN have low carrier generation rate at high 
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1.1 Applications of high-temperature electronics 
The best definition of “high temperature electronics” is electronics 
operating at temperatures in excess of those normally encountered by 
conventional, silicon (Si)-based semiconductors or their auxiliary components [1]. 
The realm of “high temperature electronics” covers a wide range of applications 
and has to satisfy different criteria [1]. 
A brief list of the applications of electronics at high temperatures is given 
below: 
1. Intelligent sensors for application in automobile engine management 
system [1-3], jet engine sensors, actuators, control electronics [4], and intelligent 
drill heads for subterranean exploration of petroleum and minerals [5]. 
2. High speed computing units for jet engine testing [6]. 
3. Reduction of cooling loads for both military applications [7], and 
supersonic aircraft technology [8]. 
4. Spacecraft power conditioning electronics and sensors, nuclear and 
satellite technology [9,10]. 
Each of the applications has demands on reliable and accurate data 




than in the others.  All the demands, on the other hand, represent many technical 
challenges and will require solutions for the high temperature electronic industry. 
 
1.2 Physical considerations of devices at elevated temperatures 
Assuming device materials can withstand short periods of time at elevated 
temperature, some detrimental characteristics are most notable: (1) the change 
in the threshold voltage, (2) the reduction in transconductance and (3) the 
increase in leakage currents. The most significant of these in terms of device 
failure is the increase in leakage currents, which can lead to a total loss of 
transistor-like operation [135]. 
In a conventional field-effect transistor (FET) with an n-type channel and a 
p-type gate, two leakage mechanisms, generation-recombination and diffusion, 
arise from two sources in the off state - both as a result of the reverse biased pn 
drain junction [45]. 
The generation-recombination term can be approximated as: [45] 
 
where W is the junction depletion layer width,   is the minority carrier lifetime, q 
is the electron charge and ni is the material intrinsic carrier concentration. 














where Dp is the hole diffusivity and ND is the donor dopant concentration, NV and 
NC are the effective density of states in the valence and conduction bands, 
respectively, k is the Boltzmann constant, T is the temperature and Eg is the 
energy band gap. 
From equations (1) and (2), 
 
 
This results generally in a low-temperature G-R dominated leakage and a 
high-temperature diffusion dominated leakage behavior. Many investigations of 
high temperature devices have conclusively shown that the physical situation is 
far more complex than the G-R-diffusion theory [131-133] predicts. One key 
component of the leakage is the additional conduction path developed to the 
substrate material which can lead to a significant contribution to the overall 
leakage current.  Apparently, the intrinsic carrier concentration is the major 





































Therefore, a reduction in intrinsic carrier concentration by increasing the energy 
band gap of the semiconductor material should lead to a reduction in the leakage 
current. Using gallium arsenide (GaAs) rather than Si, in principle, can achieve 
the reduction in leakage because the former has an almost 30% larger energy 
band gap and the leakage current is exponentially related to the energy band 
gap. 
 
1.3 Technical challenges in high temperature electronics 
The most promising technique for high temperature electronics is probably 
vacuum tubes, but their size, weight, and lack of large-scale integration preclude 
their use in many applications.  Wide band-gap semiconductors have shown 
great potential for use in high temperature applications. However, one of the 
challenges is that the semiconductor materials required to produce high 
temperature components are in short supply and not of sufficient purity to 
produce high quality devices. For example, silicon-on-insulator (SOI) technology 
extends the useful range of silicon to above 250C, but wafers are difficult to 
make and only a handful of companies manufacture them. For temperatures 
above 300C, a wide band-gap semiconductor is needed. Silicon carbide (SiC), 
when it is formed into wafers from which components are made, is beset with a 
problem known as micropipes [11, 12]. The problem is most serious for 
components designed to handle high power, since they tend to not only be high 
voltage devices but also high current devices. 
In the long term, the emerging technologies of SiC and diamond have the 
potential to provide electronic circuits operating at temperatures of 500C and 
5 
 
above. Gallium nitride (GaN) technology seems to have taken off and to be a 
very promising candidate in terms of the maturity of material growth and 
processing techniques, benefiting from the manufacturing of optical components 
such as blue LEDs and blue lasers. In the short term, SOI and GaAs 
technologies are also suitable for high temperature operation and further 
exploration. A significant effort has been concentrated on GaAs as a high 
temperature material because of the relatively mature process and fabrication 
technology. As the ambient temperature increases, some physical considerations 
and fundamental obstacles have to be understood and addressed to improve the 
device performance at high temperatures. 
 
1.4 Strategy of high temperature electronics and high 
temperature electronic technology (HTET) 
By examining the simulated results on devices at high temperature, three 
general parameters can be extracted that significantly contribute to the total 
leakage current at high temperature in GaAs technology [45]: 
1. Material band gap energy- The band gap effectively determines the 
intrinsic carrier densities of a given semiconductor material and, thus, also the 
leakage currents, assuming that the quality of the material is nearly perfect, at 
elevated temperatures. 
2. Gate barrier height – In terms of high temperature operation, the gate 
barrier height for field effect transistors determines the ability of the device to 
suppress gate contact leakage currents. 
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3. Back wall barrier – This represents the height of the potential barrier (if 
any) between the active region and the bulk that provides a barrier to substrate 
leakage. 
The high temperature electronic technique invented by Sadwick and Hwu 
et al. [89] employs a substrate bias of ~1.0 V higher than the Vdsmax (for n- 
channel devices) and has proven very effective for correcting the device 
parameters, i.e., output resistance and leakage current, at high temperature.  
The significance of the HTET is that higher breakdown voltage and stabilized 
device performance at elevated temperatures were achieved by increasing the 
barrier height and reverse-biasing the junction through the control of the 
substrate bias. 
The value of having a device which functions at elevated temperatures 
without the need for additional arrays of techniques cannot be overemphasized. 
Also, it is very desirable to enhance the compatibility of integrating all kinds of 
circuits together. Generically, engineering the leakage currents at high 
temperature through a technology like HTET or a structure design involving no 
additional complex process steps is the ultimate goal when one is pursuing the 
high temperature technology using semiconductors. 
 
1.5 Fundamental obstacles and associated accomplishments 
of this dissertation work 
1.5.1 Ohmic contacts 
The basic principle of ohmic contact formation to semiconductors is 
twofold : first, to reduce the width of the potential barrier which results in easier 
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carrier transport via, for example, tunneling; second, to reduce the barrier 
between the contacts and semiconductors by forming a small band-gap 
semiconductor that, for example, transitions to a heavily doped 
semiconductor/semimetallic layer immediately underneath the contact. 
Ohmic contacts can be divided into two categories: alloyed ohmic contacts 
and nonalloyed ohmic contacts.  Many types of nonalloyed contacts have been 
contemplated.  These nonalloyed contacts include the growth of n++Ge on GaAs 
by MBE which relies on the small band discontinuity between Ge and GaAs and 
the small barrier height of the subsequent Au contact to n++Ge [14], the use of 
solid phase epitaxy of Ge [3], the use of a conductive compound such as NiSb 
[16], and the use of heavily doped graded InGaAs epitaxially grown on GaAs 
[17,18]. All of these examples rely on MBE growth, an ultrahigh vacuum material 
growth process tool. In addition to this, the selection of materials with the 
smallest lattice misfit with respect to GaAs, lower band-gap energy than that of 
GaAs, and high processability is part of the very challenging work in developing a 
new ohmic contact system. 
The most common approach to fabricating ohmic contacts to GaAs is to 
apply an appropriate metallization scheme to the respective devices on the wafer, 
and then alloy the metal into GaAs.  During the alloying and cooling period, one 
or more components of the metallic contact scheme enters into the GaAs and 
heavily dopes the surface layer of the GaAs or GaAs-based alloy or compound.  
From this point of view, silicon (Si), germanium (Ge), tin (Sn), selenium (Se), and 
tellurium (Te) will be suitable candidates that can be added into the contact 
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scheme for n-type GaAs, while zinc (Zn), cadmium (Cd), beryllium (Be), and 
magnesium (Mg) are used for p-type GaAs. 
A simple metallization scheme, based upon the concept of solid-state 
epitaxy [19], involves the deposition of a transport layer, palladium (Pd), onto 
which a layer of amorphous Ge is then deposited without breaking vacuum. The 
thickness of the Ge and Pd layers are chosen such that, upon annealing, the Pd 
layer is completely consumed in the formation of the palladium germinide layer. 
The remaining Ge is then transported through the germinide to grow epitaxially 
on the GaAs substrate.  The solid-state epitaxy (or regrowth) contacts rely on 
control of both kinetics and thermodynamics and are formed after driving the 
reaction to completion.  High reliability and low contact resistance can then be 
both satisfied by manipulating the reaction to an optimum step [20-24]. However, 
substantial metallurgical interaction and electrical degradation were observed in 
all Pd(Ni)/Ge-based metallizations after typically 2 hours of annealing at 400C 
[19-24]. 
Indium (In)-based ohmic contacts utilize the formation of epitaxial regrown 
indium gallium arsenide (InGaAs), which has a small band-gap energy, between 
the contact and GaAs and results in low-band-gap ohmic contacts. Tungsten (W), 
copper (Cu), and/or nickel (Ni) are also sometimes used as constituents in ohmic 
contacts to III-V semiconductor materials.  Pd/In(Ge) [22], Pd/In [25], Pd/In/W 
[26], Ni/In/W [27-31], and Ni/Si(Ge)/In/W [32] contacts were designed to induce 
the regrowth of InGaAs during the contact formation, while refractory metals such 
as W were used to enhance the high degree of thermal stability. The Ni/In/W 
contacts exhibited excellent thermal stability: no change in contact resistance 
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was observed at 400C after 100 hours and at 500C after 10 hours and only a 
small increase in contact resistance (about 5x10-7 cm2) was observed after 
500C for 100 hours. This is the best thermal stability ever achieved for In-based 
ohmic contacts. 
In addressing Ge-based contacts, nongold contacts such as NiGe [33-35], 
NiGeWN [3], PdGe [30-34], and CuGe [37-39] contacts have been developed. 
Only NiGeWN had excellent thermal stability, but the contact resistance and the 
fabrication process need to be improved. The archetypal system, and, indeed, 
the work-horse of industry, remains the Au-Ge-based system for n-type GaAs, 
which has been universally adopted ever since Braslau et al. [13] introduced it in 
the mid 1960s.  However, the Au-Ge-based contact system is thermally and 
electrically unstable above 300C upon subsequent annealing [40-43]. 
CuGe-based materials have been investigated as ohmic contacts to n-
type GaAs and have low contact resistivity compatible to that of NiAuGe contacts 
[13]. Their potential for high temperature applications was explored by the 
observation of no reaction products between contact materials and GaAs [37-39] 
coupled with the high peritectoid temperature point of 636C for reaction 2 +   
1 for Ge composition from 73.9% to 75.2% [43,45].   
Based on the forgoing, the purpose of this dissertation work is twofold. 
The first is to obtain a guideline for further reduction of the contact resistance by 
investigating the detailed formation mechanism of the binary CuGe contacts with 
a wide range of Ge concentrations. The second purpose of this dissertation is to 
improve the thermal stability of CuGe contacts by introducing a diffusion barrier, 
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such as TiWNx, and a gold (Au) overlayer for high temperature applications. It is 
also highly desirable to stabilize the CuGe binary contacts if the contact 
resistance is inevitably degraded at high temperatures.  In, Ni, and molybdenum 
(Mo) are possible candidates to stabilize the interfaces. 
Many attempts have been made to meet the most demanding requirement 
of a contact metallurgy for high-temperature electronics - finding a contact 
scheme that does not react with the semiconductor at elevated temperatures and 
has reliable and stable electrical and metallurgical properties.  As to the question, 
what properties should an “ideal” contact metallization system have? Generally 
speaking, it should be thermally stable and environmentally robust, and 
microstructurally and electrically uniform. 
However, the progress of adapting reliable contacts to GaAs has not yet 
resulted in a technology that is feasible for high temperature applications. With 
application demands soaring for devices and circuits capable of operating up to 
400C for GaAs and other technologies, ohmic contacts to compound 
semiconductors have been the major reliability issue. 
 
1.5.2 Schottky contacts 
Besides the criteria mentioned above, in the past two decades, Schottky 
barrier heights and their trends with semiconductors and metals have been the 
subject of both fundamental and phenomenological studies. Enhancing the 
barrier height to an extremely high value for reducing the drain leakage currents 
in a reverse biased gate-drain junction requires special care on materials 
selection and structure design in GaAs-based electronic devices [46,47]. 
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Monolithic GaAs Schottky contact systems fall into two categories: 
aluminum (Al)-containing and Al-free. With only a few exceptions, Al-free 
contacts, including elemental, alloy, and compound contact materials, form 
Schottky barrier heights (SBHs) in the range of 0.7 ~ 0.85 eV [46,50-61], while 
the Al-containing ones, Al [62], W-Al [63-65], Ni-Al [66-69], Pt-Al [70], Ir-Al [71], 
Mo-Al [72,73], Pd-Al [74] and Ta-Al [75], form higher SBH values after annealing 
the contacts at temperatures between 400C and 800C.  SBH values higher 
than 1.0 eV have been reported and attributed to the enhancement of the 
formation of AlxGa1-xAs below the ohmic contact during the annealing processes 
[66,74].   AlxGa1-xAs has a larger bandgap energy than GaAs and, consequently, 
in general, a larger Schottky barrier height (SBH) than that of GaAs. 
As the growth of AlxGa1-xAs alloys improves, it has become essential to 
thoroughly characterize these materials because epitaxial growth is superior to 
metallization, including in the formation of contacts, as far as control, 
reproducibility and uniformity are concerned. If a solid relationship between Al-
composition and SBH can be built up empirically or theoretically, not only can the 
device performance be engineered, but also, more importantly, the uniformity of 
SBH values can be improved. For example, the barrier heights of gate 
metal/semiconductor systems are not presumably controlled by metallization 
parameters alone but also by growth parameters [75]. Many attempts have 
focused on the surface states of AlGaAs materials and the results on Schottky 
contacts/AlGaAs were shown to be processing dependent rather than 
conclusively related to Al compositions [75-88]. 
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It is well known that the barrier heights of the metal to GaAs systems are 
limited to a range of 0.7 to 0.9 eV because the Fermi energy is pinned at an 
energy near one-third of the band-gap energy as measured from the valence 
band edge. This range of barrier heights is not large enough for high temperature 
applications and limits the operation temperatures to about 200C for GaAs 
technology.  Among all field effect transistors, except junction field effect 
transistors (JFETs), metal Schottky contacts to semiconductor are integral parts 
in many devices such as modulation doped field effect transistors (MODFETs) 
and metal emitter semiconductor field effect transistors (MESFETs). Even with an 
SBH value as high as 1.0 eV, GaAs MESFETs will have a gate-limited leakage 
current density of 2x10-5 A/m at 300C [91], thus limiting the applications to 
lower temperatures.  The prediction of device performance is based on 
simulations using analytical models modified with empirical results to agree with 
the observed measurement results [91]. 
However, unlike GaAs, AlxGa1-xAs surfaces are very reactive, especially at 
high aluminum concentrations and, hence, place some stringent requirements on 
metal/semiconductor systems employing AlxGa1-xAs. Among the possible 
detrimental effects, DX centers [116], oxidation, and material quality play 
important roles and should be taken into consideration in device structure design 
[88]. The effects of the Al content on the SBH in AlxGa1-xAs materials are of great 
importance if the SBH is to be higher than 1.2 eV. 
Novel approaches such as epitaxial Schottky contacts and the utilization 
of LT-AlGaAs open up new possibilities and likely will be the standard 
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technologies for the next generation of high-temperature electronics for the 
following reasons: 
1. The fabrication of metal contacts on semiconductors is becoming the 
foremost issue in VLSI fabrication, because they are, to date, the major 
size and speed limiting factors. For example, the growth by molecular 
beam epitaxy of Al/AlxGa1-xAs Schottky barriers can produce nearly ideal 
interfaces which have been instrumental in clarifying and elucidating the 
role of the band structure of AlxGa1-xAs in the transport mechanism [77,88]. 
These structures are ideal test beds for the various theories on Schottky 
barriers.  An important question associated with this approach is the 
thermal stability of the metal/semiconductor interface. 
2. Grain boundaries serve as a sink of atoms and fast diffusion paths 
allowing reactions, contamination and electromigration to take place [90].  
There is no doubt that current transport through these defects will be 
much easier than in the monocrystalline materials. Therefore, contacts 
should be ultimately monocrystalline and epitaxial. 
3. LT-GaAs and AlGaAs buffer layers are commonly used to reduce 
backgating and output conductance and increase breakdown voltage, as 
well as in high speed detectors [109-115]. The resistivity of LT-AlGaAs 
following proper annealing after growth is in the range of 1x1011 ~ 1x1012 
cm [103] at room temperature, which is remarkably higher than that of 
semi-insulating GaAs, typically, around ~ 1x108 cm. This insulator-like 
behavior provides for the possibility of metal-insulator-semiconductor field 
effect transistor (MISFET) structures.  Analogous to MOSFETs, the gate 
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leakage current normally is not a concern as long as the quality of 
insulator is assured.  However, the surface states on GaAs presumably 
limit the performance of the MISFET [85,117]. To date, there is no report 
on the mechanism of carrier transport for the metal/LT-AlGaAs interface. 
 
1.5.3 Back wall barriers 
Thermal currents at elevated temperatures were first characterized by 
Sadwick and found not to be influenced or controlled by the gate bias, 
contributing significantly to the drain leakage current for MESFET devices at high 
temperatures [118]. Since demonstrated by Lee et al. [119], the back wall barrier 
has become the standard approach for eliminating substrate leakage in terms of 
its efficiency and convenience.  Inserting a layer of AlAs underneath the channel 
was found to reduce substrate leakage currents by a factor of thirty, compared 
with the same MESFET fabricated on a semi-insulating GaAs substrate.  The 
concept of semiconductor-on-insulator (SOI) can be implemented on GaAs using 
wide-gap materials such as AlAs and AlGaAs since they are lattice matched to 
the GaAs substrate [126,127]. New materials grown at low temperatures, such 
as LT-AlGaAs, are attractive for their high resistivities at room temperature after 
appropriate annealing procedures.  Reported resistivity values for LT-AlGaAs 
grown at 300C is in the range of 1011 cm to 1012 cm after annealing [103]. 
Calculated resistivity at 400C shows lower conductivity for this material 
compared with that of AlAs materials. It should be noted that such work and 
efforts are still in the early stages for adopting LT-AlGaAs into high temperature 
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devices. Some fundamental properties regarding these materials are still of great 
interest and in need of further characterization. 
 
1.5.4 Structure design 
The suitability of MESFET, JFET, HEMT), and heterojunction bipolar 
transistor (HBT) devices for high-temperature applications have been reviewed 
[119-128] in terms of device performance such as transconductance, leakage 
current density, and current gain.  The utilization of heterojunctions has become 
inevitable according to the reported results [131,134]. Regardless of the 
criticisms of being potentially high cost, low yield, and less technology-
competitive, the methodology of introducing heterojunctions into device design 
has been shown to be feasible and promising. Part of the work in this dissertation 
is devoted to the characterization of device performance for different structure 
designs at elevated temperatures. The performance of different devices will be 
compared and some conclusions will be made and presented as the guideline for 
GaAs high temperature electronics. 
 
1.5.5 Process design 
Process design certainly plays an important role in accounting for the 
success of device applications.  Leakage currents across the surface of GaAs 
become severe at temperature higher than 250C [129]. Mesa isolation 
technology needs to be modified since a quasiplanar structure is easy to 
accomplish.  Attempts for developing a new technique that is capable of avoiding 
extra leakage current such as implantation in device isolation should be 
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addressed. Implementations of this technology result in no contact to areas 
outside the active region and were found to be an ideal structure for the 
measurement of substrate and gate leakage at high temperatures. 
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In Chapter 2 of this dissertation, the various techniques, instrumentation 
and equipment utilized in this dissertation are introduced and, in some cases, a 
brief discussion of the theory of operation and some practical considerations for 
these techniques, instrumentation and equipment are presented below with 
references provided for further, more in-depth reading for the interested reader. 
 
2.1 X-ray diffraction analysis 
Several X-ray techniques are used to characterize semiconductors and 
thin-films, including X-ray diffraction [5], rocking-curve [6], and grazing incidence 
scattering (GIS) [7, 8]. 
A Philips X-ray diffratometer (PW 1710, Philips) with Cu K radiation at 
1.5406 Å operated at 40 KV and 20 mA was used for the standard -2 scan.  A 
typical scan rate was ~0.05/sec.  A second Philips X-ray diffratometer was used 
for the GIS and rocking curve analysis at an operation voltage and current of 40 
KV and 30 mA, respectively. A typical glancing angle was 2~3 with a span of 1. 
The rocking curves were obtained exclusively by rotating the crystal about an 




D1 double X-ray diffratometer was used for the rocking curve analysis on multi-
layer structures at an operation voltage and current of 40 KV and 30 mA, 
respectively. The associated software for the diffratometer can be used to 
simulate the thickness, composition, and interface roughness for all ternary 
compound semiconductors according to the measured rocking curves. 
 
2.2 X-ray photoelectron spectroscopy (XPS) 
X-ray Photoelectron Spectroscopy (XPS) is a widely used method of 
determining the chemical composition of a surface [16]. In the XPS technique, X-
rays impinge upon a sample and ionize atoms, releasing core-level 
photoelectrons. The photoelectrons are collected and analyzed by the XPS 
instrument to produce a spectrum of emission intensity versus electron binding 
energy. The X-ray photoelectron spectroscopy system used for surface analysis 
for this dissertation was a Fisons (now VG Scientific) 220I-XL imaging multi-
technique surface analysis system, including a monochromatic high-flux micro-
focused Al X-ray source for high-resolution, high-sensitivity work; a magnetic 
immersion lens for high collection efficiency and stable charge compensation; 
and a unique detector system for spectral and imaging data acquisition.  The 
XPS is equipped with an argon (Ar) sputtering gun that was used to remove the 
top few atomic layers of the thin films since the thin films are usually 
contaminated by either oxidation or human handling (i.e., organics, oil, etc.). A 
sputtering rate of 50 Å/min was used to obtain depth analysis of the thin films 




2.3 Thermal analysis – differential scanning calorimetry (DSC) 
The technique of differential scanning calorimetry (DSC) involves 
recording the energy necessary to establish a zero temperature difference 
between a substance and a reference material against either time or temperature 
as the two specimens are subjected to an identical temperature program regime. 
The ordinate value at any time or temperature is related to the difference in heat 
flow between a standard sample and an unknown sample under test. The 
difference in heat is related to the kinetics of the process.  Integration of the area 
under the heat flow curve yields the enthalpy change associated with the thermal 
event of interest [9, 10]. 
 
2.4 Photoluminescence (PL) measurements 
A customized photoluminescence (PL) system [1] consisting of an Ar-laser 
as the excitation light source, an optical lens systems, and photodetectors, which 
have the ability to monitor emitted wavelengths from 400 nm to 1.5 m, was used 
for investigating impurities and crystal quality of semiconductors such as gallium 
arsenide (GaAs), aluminum gallium arsenide (AlGaAs), low temperature (LT)-
AlGaAs, and indium gallium arsenide (InGaAs) for the work performed in this 
dissertation. Room temperature and low temperature (~10K) measurements 
were performed on a stage that was chilled by a cryo-pump under a vacuum of 
2x10-6 Torr. The photoluminescence response of the samples due to excitation by 
the 488 nm line of the Ar+ laser was measured. The laser beam was chopped 
and focused onto the sample with a spot size of approximately 0.25 mm2. The PL 
emission was fed into a Spex Model 1870 monochromator and detected by a 
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Hamamatzu R1104 head-on photomultiplier tube using standard lock-in 
amplification techniques. The excitation intensity used for the samples reported 
in this dissertation was 10 mW. Details of the experimental setup can be found in 
Ref.1. 
 
2.5 Atomic force microscopy (AFM) 
Atomic force microscopy (AFM) images show critical information about 
surface features with unprecedented clarity [13]. The AFM can examine any rigid 
surface, either in air or with the specimen immersed in a liquid. "Minor" (and 
major) differences between "smooth" surfaces show up dramatically.  The AFM 
can resolve very tiny features down to atomic dimensions that were previously 
hard to observe or not observed at all. 
A tiny stylus gently contacts the specimen. As the XYZ translator scans 
either the specimen or the stylus horizontally in a raster pattern (XY), the stylus 
rides up and down the surface’s hills and valleys. The deflection of the stylus is 
registered by the laser/photodiode sensor and the XYZ translator adjusts stylus 
or specimen (depending on the microscope) up or down (Z) to restore the stylus 
to its original position. The computer stores the vertical position at each point and 
assembles the image. 
All images were taken under the “Tapping” mode [14, 15] using a Digital 
Instruments atomic force microscope.  Scan rates of one to two lines per second 





2.6 Current-voltage measurements 
All the current-voltage (I-V) measurements [11, 12] were conducted using 
a test system comprised of a HP 4145B parameter analyzer, a Micromanipulator 
HSM hot stage and chuck controller, and an IBM personal computer (PC) 
compatible computer. The data were acquired via an IEEE 488 HPIB data bus 
and stored electronically for further analysis.  Low temperature measurements 
were performed by first chilling the chuck using liquid nitrogen until the 
temperature was stabilized at 77K. The vacuum chuck was slowly heated up and 
data were taken accordingly. It typically took around 1 hour for the temperature of 
the vacuum chuck to go from 77K to room temperature. 
 
2.7 Capacitance-voltage measurements 
The capacitance-voltage (C-V) characteristics [11, 12] were obtained with 
an EG&G PAR 410/4108 capacitance bridge also controlled by a PC. If the slope 
of the C-2 vs. V plot obtained is linear, one can obtain an independent 
measurement of barrier height using the method of least squares fit, from the 
intercept of the voltage axis Vint through the use of the following relationship [2] 
 
 
where o = (kT/q)ln(Nc/n) can be determined from the donor density which, in turn, 
can be calculated from the slope of the C-2 vs. V plot. The density of states in the 
conduction band of AlxGa1-xAs can be found in Ref.3. 
)6(/int qkTV ob  
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2.8 Hall measurements 
The free electron (or hole) concentrations and mobilities were measured 
at room temperature using the Hall effect measurement technique with Van der 
Pauw geometry [4]. Ohmic contacts were formed using pure indium (99.999%) or 
In/Sn [for n-type samples] or In/Zn (3% Zn) [for p-type samples] dots alloyed in a 
Lindberg furnace for 10 min at 300C in N2. The principle of and a details of the 
Hall effect technique and measurement can be found in Ref.4. 
 
2.9 Wet etching of GaAs and AlxGa1-xAs compounds 
H3PO4 : H2O2 :Methanol in a 3:1:1 ratio was used as a mesa isolation etch 
throughout the entire processing.  This etching solution is isotropic and not a 
selective etchant for GaAs and AlxGa1-xAs compounds. The etching rate is a 
function of temperature; for example, the etching rate is 3500 Å /min at 5C and 
~1.1m/min at 17C. 
 
2.10 Annealing 
Forming gas (in a ratio of H2:N2 = 3:7) was used for the thermal annealing 
process.  After annealing, the samples were quenched by “dropping” them onto 
aluminum foil after the samples had been capped with a nitride protective layer. 
For samples without capping, cooling at the edge of the tube furnace for 2 min 
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THERMALLY STABLE CuGe-BASED OHMIC CONTACTS TO 
N-TYPE GaAs AND TiWN DIFFUSION BARRIERS 
 
3.1 Specific contact resistance (SCR) of CuGe-based 
ohmic contacts to n-GaAs 
3.1.1 Effect of annealing conditions on specific contact resistance 
Specific Contact Resistance (SCR) is the reciprocal derivative of current 
density respect to voltage. When evaluated at zero bias, this specific contact 
resistance is an important figure of merit for ohmic contacts [48]. To characterize 
specific contact resistance, the transmission line method (TLM) is typically used 
[51]. The TLM measurement technique uses a series of contacts each with 
different spacings. Typical contact lengths and widths (W) are 200m. As can be 
seen in Fig.1, the I-V characteristics measured at room temperature between 
adjacent contacts deposited on n-type GaAs (n = 4.05x1017cm-3) spaced 20 m 
apart produce linear results after 20 min annealing at temperatures from 400C 
to 480C in forming gas.   
The resistivity of Cu3Ge ohmic contacts decreased as the annealing 
temperature increased for a fixed annealing time of 20 min. The lowest contact 













Fig.1. Current-voltage characteristics at room temperature for Cu3Ge ohmic 
contacts to n-type GaAs having a doping density of 4x1017cm-3. Annealing 




between the contacts and substrate, along with the higher diffusion coefficient of 
Ge at 400C, are thought to be responsible for the lower contact resistance 
among all of the annealing temperatures tested; this is discussed in Section 3.2.4 
of this dissertation. In Fig. 2, a dramatic change in conductivity of the Cu3Ge 
contacts after annealing at 400C for 20 min was observed; this result is 
indicative of the results obtained, in general, if the contacts were not immediately 
annealed after deposition. This change is an indication of how strongly this 
contact material tends to oxidize. Oxidation of the contacts is problematic in 
terms of the practical usefulness of these contacts. 
Annealing in a nitrogen ambient and in vacuum were found to have similar 
results compared to annealing in forming gas in terms of specific contact 
resistance, for CuGe-based ohmic contacts to n-type GaAs. 
The I -V characteristics of Cu/Ge based ohmic contacts to n-type GaAs (n 
= 4.05x1017 cm-3) varied with annealing time as shown in Fig. 2. At 400C, if the 
annealing time was less than 10 min, the Cu/Ge contacts to n-type GaAs 
appeared to have rectifying I-V characteristics. The insert in Fig. 2 shows the 
normalized specific contact resistance, with respect to that of contacts annealed 
for 30 min, as a function of annealing time at 400C for Cu3Ge ohmic contacts to 
n-type GaAs. The valley at which the lowest resistance was achieved 
corresponded to an annealing time of 30 min. Increases in annealing time for 
longer than 30 min were found to have little effect on specific contact resistance 
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Fig. 2. Room temperature current-voltage characteristics of Cu3Ge ohmic 
contacts to n-type GaAs (n = 4.05x1017 cm-3 ) after annealing at 400C for times 
ranging from 5 min to 40 min. The specific contact resistance versus annealing 
time is also shown in the insert. 
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Figs. 3(a) to (d) are AFM images of the surface morphology of CuGe-
based contacts to GaAs for (a) as-deposited;(b) annealed at 400C for 30 min; (c) 
annealed at 450C for 30 min; and (d) annealed at 480C for 30 min.  The root 
mean square roughness of samples (a) to (d) is 10Å, 50Å, 55Å, and 54Å, 
respectively. Such smooth surfaces are much better than that of AuGeNi and 
InGeW contacts [1-13], which normally have root mean square (RMS) values 
ranging from 100 to 500 Å, typical values for ohmic contacts to n-GaAs. The 
perturbation at the contact-substrate interface is considerably smaller and is 
responsible for the smooth surface of this contact system on GaAs. 
 
3.1.2 Effect of Ge compositions on specific cntact  
resistance (SCR) 
Fig. 4 shows the specific contact resistance of Cu/Ge contacts to n-type 
GaAs as a function of Ge composition as determined by the transmission line 
meaurement (TLM) technique.  Two n-type GaAs doping levels, 1.0x1017 cm-3 
and 4.05x1017 cm-3, were used to verify the effect.  The values of specific contact 
resistance (SCR) of the CuGe-based contacts to n-type GaAs depend on the 
doping densities of the semiconductor, as well as the Ge composition in the 
binary alloys.  
For n-type GaAs with a doping concentration of 1.0x1017 cm-3, as shown in 
the upper curve in Fig. 4, as the Ge composition increased from 15 % to 25 %, 
the specific contact resistance was found to decrease from 1.5x10-5 cm2 to 

























Fig. 3. AFM micrographs for (a) as-deposited Ge/Cu/n-GaAs, and after 







Fig.3. continued (e) Cross-section analysis and (f) roughness analysis for Cu/Ge 

















Fig. 4.  Specific contact resistance (SCR) as a function of Ge composition for the 
CuGe-based ohmic contacts as determined by transmission line method (TLM) 
measurements. 
Nd = 1.00 x 10
17 cm-3 




The SCR was found to increase from 9.3x10-6 cm2 to 4.5x10-5 cm2 as 
the Ge composition increased from 25 at % to 40 at %, respectively. 
Thermodynamics data indicated that low Ge composition favored the formation 
of Cu3As and hexagonal Cu5Ge phases which have higher resistance than that 
of Cu3Ge [14,15]. Ge deficient layers (average composition Cu5Ge) reveal the 
formation of a nonuniform intermediate layer of hexagonal Cu3As phase which 
grows epitaxially on Ga {111} planes of GaAs [17]. In this case, the Ga that is 
released diffuses out and dissolves in the alloyed layer thus stabilizing the phase, 
which is formed in the structures with an average Ge concentration as low as 5 
at % [17]. 
Along with the effect of free copper [52], which acts as a double acceptor 
for GaAs, higher specific contact resistance for Ge compositions higher than 
25 % can be explained as follows. To explain why the lowest specific contact 
resistance occurred at a Ge composition of 25 at %, a possible reason, from 
Woodall’s observation on the interfaces of Cu/Ge to n-type GaAs, is that the 
planar interface is responsible for a better specific contact resistance when the 
Ge composition was around 25 at % [17]. 
It is well known that copper introduces electrically active centers in GaAs 
producing, for example, double compensation [18]. These levels in n-type GaAs 
exhibit thermal activation energies measured from the valence band at 0.15 eV 
and 0.45 eV, respectively [14,18]. Since copper tends to occupy a substitutional 
gallium site [52,53], CuGa, it would be expected to act as a double acceptor. 
Therefore, it is necessary for a precise control in composition and annealing 
conditions to prevent free copper from further diffusion into GaAs. The SCR of 
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the ohmic contacts shown in Fig. 4 was apparently influenced by the Ge content.  
Different results have been found by Woodall et al. [15] where only a slight 
change in SCR was observed as the Ge composition was varied from 15 at % to 
30 at %.  The increase in SCR at high Ge composition ( i.e., >30 at % ) can be 
explained by the fact that the contact area of 1-Cu3Ge and -CuGe to GaAs was 
reduced due to an increase in proportion of epitaxial Ge grains despite their 
small interfacial energy barrier to the substrate [19 - 24]. 
Unique properties of the contact layers, namely low specific contact 
resistivity, high thermal stability, interface sharpness, and high contact layer 
uniformity are related to the formation of an ordered orthorhombic Cu3Ge phase. 
In the alloyed layer with Ge concentrations >25 at %, there were no phases due 
to chemical reactions with GaAs in the interface region found, thus 
demonstrating the chemical inertness of the Cu3Ge ordered phase with respect 
to GaAs at temperatures up to 450C. This results in sharp interfaces and 
uniform chemical composition, the characteristics needed for superior contacts. 
 
3.1.3 Specific contact resistance (SCR) of Cu3Ge to 
n-type GaAs as a function of doping density 
In this dissertation, Cu3Ge was deposited and annealed on n-type GaAs 
with doping concentrations ranging from 1.0x1017 cm-3 to ~ 6.0x1018 cm-3. Hall 
effect measurements were performed for each sample and the measured sheet 




The values of sheet resistances determined from these two different 
measurements agree well with each other as can be seen from Table 1. As seen 
in Fig. 5, the measured SCR is inversely proportional to increases in the doping 
concentration in the range of 2.0x1017 cm-3 to ~ 6.0x1018 cm-3.  For n-GaAs with a 
doping density below 2.0x1017 cm-3, the relationship between SCR and exp(Nd
 -1/2) 
is no longer linear.  The straight line shows the exp(Nd
 -1/2) relationship between 
the SCR and carrier concentration, n, which, at room temperature is very nearly 
equal to the n-type net doping concentration, Nd. 
 
Table 1. Properties of n-type and p-type GaAs as determined by TLM and 













Sheet Resistance by 
TLM(/) 
CG1 5.35x10
15 6200 2.7x10-1 1.9x10-1 
CG2 9x10
16 4520 1.9x10-2 1.7x10-2 
CG3 2.07x10
17 4000 9.0x10-3 7.5x10-3 
CG4 4.07x10
17 3300 4.7x10-3 4.0x10-3 
CG5 8.09x10
17 2610 2.4x10-3 2.0x10-3 
CG6 3.0x10
18 1620 8.5x10-4 7.2x10-4 
CG7 6.0x10
18 1100 5.8x10-4 4.4x10-4 
CG8 6.68x10
18 __^ __^ 7.3x10-4 
CG9* 8.96x10
18 60 8.0x10-3 8.4x10-3 
CG10* 2.38x10
19 ~20 4.2x10-3 4.6x10-3 
*  p-type GaAs; _^  psuedomorphic-HEMT structure 
 
 










Fig. 5. Measured SCR of Cu3Ge to n-type GaAs as a function of carrier 
concentration in GaAs. 
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This is similar to what has been observed in alloyed contacts where the 
alloyed contacts tend to have an N-1/2 dependence on doping density [25]. The 
ohmic behavior associated with the tunneling occurs at a doping level Nd of 
about 3x1018cm-3, where the characteristic tunneling energy becomes com-
parable with the thermal energy, kT. Also, for doping levels heavier than 3x1018 
cm-3, an exp(Nd
 -1/2) dependence of contact resistance was observed as was 
predicted by theory [48].  For lighter doping, it was found that the contact 
resistance is independent of Nd.  When doping concentrations were lower than 
2.0x1017 cm-3, the linearity was no longer maintained and the measured SCR 
was much lower than the value extrapolated by the linear function at the high 
doping region [25]. The turning point might be direct evidence of the mechanism 
for ohmic behavior for the following reason: it supports the theory that current 
transport by tunneling is through a heavily doped n+ layer, which is most likely 
formed by Ge diffusion into the n-GaAs, because current flow is indeed 
enhanced for doping densities lower than 3x1018 cm-3. Moreover, it predicts that 
ohmic behavior will be forbidden for the same material to p-type GaAs with 
doping concentrations less than 2.0x1017 cm-3 which has been investigated by 
Woodall et al. [14, 54]. A SCR of 5 x 10 -6 cm2 has been achieved on p-type 
GaAs with doping concentration of 7.0x1018 cm-3 [54]. 
As can be seen from Table 1, the sheet resistance of n-type GaAs 
determined by TLM measurements agrees well with the Hall measurement 
results performed on the same samples, respectively, in this dissertation work. 
The ohmic behavior exhibited on epitaxial p-type GaAs can be attributed to 
tunneling since doping levels on the two samples were fairly high, with one 
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doped to 8.98x1018 cm-3 and the other, 2.38x1019 cm-3, respectively. The 
psuedomorphic HEMT contains three doped layers: a heavily doped GaAs 
capping layer, a delta doping layer in AlGaAs, and a uniformly doped AlGaAs 
layer. Hall effect measurements were not performed because extracted data 
such as sheet resistance represent a complicated combination of these three 
layers which cannot readily be used to elucidate pertinent data for any of the 
three single layers. Only the sheet resistance obtained by TLM was recorded as 
current only flows in the heavily doped GaAs capping layer in the TLM 
measurement. 
  
3.1.4 Ternary (In, Ni, Au) CuGe contacts to n-type GaAs 
Attempts to reduce the contact resistance of binary CuGe-based ohmic 
contacts to n-type GaAs and to enhance their thermal stability by adding In, Ni, 
and Au were performed in this dissertation study.  Rapid thermal annealing (RTA) 
[55] was used with the forming gas (N2/H2 ratio of 7/3) for all annealing 
processes in this dissertation work. 
Adding Au into CuGe was found to change the ohmic behavior of CuGe-
based contacts to a rectifying one. Fig. 6 shows the I-V characteristics of CuGe-
based contacts with and without Au. At the same annealing condition where the 
binary CuGe contacts had shown linear current-voltage behavior, all Au-
containing CuGe contacts formed weak Schottky contacts to n-type GaAs. 
Changing the layer sequence of Cu, Ge and Au was found to have no influence 
on this phenomenon. 
 














Fig. 6. Current-voltage characteristics of Cu3Ge to n-type GaAs at room 
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Neither the ohmic behavior nor the optimum annealing condition of CuGe-
based contacts changed with the addition of In and Ni. However, the specific 
contact resistance was found to increase when In and Ni were added to the 
CuGe binary system as can be seen in Fig. 7. The annealing time for the data 
shown in Fig. 7 was 90 sec in the forming gas. The thermal stability of these 
ternary alloys will be discussed in Section 3.4.3. 
The results from the annealing of Au-CuGe system are of great 
importance when the operation temperature is increased to 400C. Thus, if Au is 
chosen as an overlayer, it must be separated from the CuGe-based contacts by 
diffusion barrier(s). The observed I-V characteristics can be explained by the 
change in primary reactions. Originally, reactions are constrained because of the 
limited reagents in the Cu-Ge binary system.  
The additional Au and Ge have a eutectic point at ~365C and can thus 
easily play a major and dominant role in the reactions between Cu and Ge at 
annealing temperatures higher than 400C. Moreover, ternary Cu-Ge-Au alloys 
are favored in the temperatures range from 400C to 600C, see Fig. 8 [49], so 
that Ge tends to incorporate into the ternary alloy rather than at the interface. 
Consequently, no heavily doped layer is formed at the metal/semiconductor 

















Fig. 7.  A comparison between the contact resistance of binary CuGe-based 
contacts and that of ternary Ni(In)CuGe contacts to n-type GaAs with a doping 
concentration of 4x1017cm-3. 




Fig. 8.  The  phase at 400C in Au-Cu-Ge ternary contact system (Adapted from 
[49] ). 
 
3.1.5 CuGe-based contacts to other III-V compound 
semiconductors: GaInP, GaN, and AlGaAs 
It is well known that forming ohmic contacts to semiconductors with a 
wider energy band-gap becomes more difficult compared to narrower band-gap 
materials [1, 2, 48, 57, 58]. In this dissertation work, three wide-bandgap 
materials were studied: GaInP, GaN, and AlGaAs. All three of the wide-gap 
materials used in this section were Si-doped with basic specifications as 
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tabulated in Table 2. It was not surprising that Cu3Ge formed ohmic contacts for 
all three n-type materials. 
Thus, this contact scheme essentially appears to be a universal ohmic 
contact to any n-type semiconductor regardless of the band-gap energy. So far, 
this behavior can be explained by Ge atoms always occupying the group-III sites 
in the n-type semiconductors which forms a heavily doped n+ layer thus favoring 
tunneling. 
 
3.2 Carrier transport mechanism and diffusion behavior of 
polycrystalline-Cu/ amorphous-Ge contacts to GaAs 
3.2.1 XRD Analysis and I-V Characteristics 
Further examinations of Cu-Ge/GaAs contact system before and after 
heat treatment by X-ray diffraction (XRD) are shown in Fig. 9. The as-deposited, 
e-beam evaporated Cu on GaAs appears to be polycrystalline, whereas as- 
 
Table 2. Specifications for the three wide-gap semiconductors used in this 





















GaN MOCVD 3.36 1.0x1018 100 6.7x10-4 
AlGaAs MBE 1.79 2.57x1017 1875 1.3x10-4 
GaInP MOCVD 1.90 ~6.0x1016 3000 ~1.0x10-2 
 












Fig. 9. XRD profiles for Ge(78 nm)/Cu(122 nm)/n-type GaAs after 30 minutes 
annealing in the forming gas. ( + --- Cu3Ge;  * --- Cu;  --- Ge ) 
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deposited, e-beam evaporated Ge appears to be amorphous (no peaks observed) 
on GaAs.  It was found that after annealing at 150C for 30 minutes under 
forming gas (H2:N2 = 3:7), the strongest peak, the (200) of Cu, was no longer 
detected by XRD, whereas the (012) peak of Cu3Ge appeared at 2= 45.345 
and crystallized Ge peaks were observed at a position of 2= 53.73 indicating 
that the formation of Cu3Ge was nearly complete. The crystal structure of Cu3Ge 
determined by XRD is orthorhombic with lattice constants ao = 5.031Å, bo = 4.204 
Å, and co = 4.555 Å. 
TLM measurements showed no sign of ohmic behavior after a 150 hr 
annealing at 150C for CuGe-based contacts to n-type GaAs with doping 
concentrations of 4.07x1017 cm-3. Thus, the formation of Cu3Ge could not, alone, 
be directly responsible for the ohmic behavior. Essentially, the Ge has to 
overcome the barrier between itself and GaAs and then be activated at higher 
temperatures to reside on Ga-sites to achieve the observed linear current-
voltage characteristic. 
The XRD data of the CuGe-based contacts after being annealed at 300C 
for 30 min were similar to that observed at 150C except the magnitude of peaks 
from the Cu3Ge were slightly higher than that at 150C due to more reaction 
products being formed at higher temperatures. This increase in peak intensity 
was more profound for samples annealed at 400C with no other peaks than 
those for Cu3Ge detected by XRD. 
Fig.10 shows the XRD profiles for Ge(78 nm)/Cu(122 nm)/n-type GaAs 
after 10 min, 20 min, and 30 min annealing times, respectively, at 400ºC in the  
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Fig.10. XRD profiles for Ge(78 nm)/Cu(122 nm)/n-type GaAs after 10 min, 20 
min, and 30 min annealing at 400C in the forming gas.  ( + --- Cu3Ge;  * --- Cu; 
--- Ge ) 
 
 
forming gas. The orthorohmbic phase and the crystalline Ge phase appear after 
10 minutes annealing with no detectable Cu content at this stage. The 
recrystallization of Ge was observed at 300C and 400C according to the XRD 
patterns in Fig. 10, and the AFM images shown in Figs. 3(e) and (f).  
An experiment was performed using 78 nm Ge on top of 122 nm Cu 
deposited on a n-type GaAs (Nd = 4.07x10
17 cm-3) sample covered with Si3N4  
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grown at 150C for the nonmetal areas. TiWN (200 nm) and Au (200 nm) were 
then sputtered through the etched widows right on top of each contact pad.  The 
sample was then placed on a hot chuck and its temperature was ramped up from 
room temperature to 150C in about 20 min. When temperature was stabilized, I-
V measurements were performed between two contact pads. The temperature 
was then increased by 10C and allowed to be stabilized for 5 min before 
another set of I-V measurements were taken. This process continued until 300C 
was reached. 
The I-V characteristics versus annealing temperature are shown in Fig. 11. 
The first linear I-V curve was observed at 300C’ and when the temperature was 
immediately brought down to 250C, the I-V characteristic remained linear and 
the contact resistance was found to decrease with time up to 120 hr and remain 
constant after that.  The ohmic behavior can be related to the thermal voltage at 
300C, which is 50 meV; if the Ge layer is deposited first, because the Schottky 
barrier height of Ge to n-type GaAs (Si-doped to 4.07x1017 cm-3) was measured 
to be approximately 0.06 eV [14], the thermal voltage is very close in value to the 
Schottky barrier height. In the case where Cu directly contacts to GaAs, carrier 
transport may be through a mechanism that is different from what has been 
mentioned previously. However, the SCR of Cu/Ge to n-type GaAs has no 
relation to the sequence of layer deposition, but the Cu and Ge compositions and 
the annealing temperatures play significant roles for achieving a low SCR.  
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Fig. 11. Current-voltage characteristics at temperatures between 150C and 
300C for an as-deposited Cu/Ge contact to n-type GaAs. 
 
Microstructure studies on the Cu/Ge ohmic contact system to n-type GaAs 
revealed an epitaxially grown Ge layer between Cu3Ge and GaAs interface [14, 
15]. XRD results in this dissertation work show that only Ge and Cu3Ge are 
detected for Cu/Ge ohmic contacts to n-type GaAs after annealing at 300C for 
30 mins. The results support the carrier transport mechanism being what is 
shown in Fig. 5 where only tunneling could lead to linear relationship between 
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the SCR and to exp(Nd
 -1/2). To investigate the current transport mechanism of 
CuGe contacts, the Rc values were measured at temperatures in the range of –
190C to 150C for Cu3Ge and conventional AuGeNi contacts. The relation 
between the contact resistance and temperature for these contacts is shown in 
Fig.12. Both types of contacts provided almost the same Rc values of ~ 0.1 mm 
at room temperature.  The essentially unchanged contact resistance over the 
temperature range investigated in this dissertation indicates that the mechanism 





Fig. 12.  Contact resistance of CuGe-based and AuGeNi ohmic contacts for 
temperatures between -190C and 150C. 
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A proposed band diagram at the Cu3Ge/n
++GaAs/n+GaAs interfaces is 
shown in Fig.13. There are two energy barriers that limit the electron transport 
through these interfaces; one is the energy barrier (b) between the metal and 
the heavily doped n++GaAs, and the other is the energy barrier (o) between the 
n++GaAs and n+GaAs layers. If the Rc value is limited by the electron transport 
through the barrier at the metal/n++GaAs interface, then the Rc value is 
dominated by the field emission mechanism [26,27] and is relatively insensitive 
to temperature. Therefore, if this is actually the case, the transport through the 
barrier at the n++GaAs/n+GaAs interface should be temperature dependent. 
Together, with results shown in Fig.12, the current transport is controlled by the 
barrier between Cu3Ge /n
++ GaAs, b. The observed Rc-temperature relation 
suggests a relatively low o value for the n
++GaAs/n+GaAs interface. According to 
models proposed by Lonnum and Johannessen [26] and Linhard [27], the 
junction depth, which controls the main current transport, is believed to be nearly 
equal to the Rp value, where Rp is the junction depth for which the energy barrier 
o is a minimum according to the doping concentration at the n
++GaAs layer. 
Secondary ion mass spectrometry (SIMS) profiling has shown that the depth of 
the junction is in the range of ~60 nm; hence, the doping concentration in the 
heavily doped region is in the range of 5~6x1019 cm-3, according to Linhard’s 
model.   
In case Ge exists between the Cu3Ge and n
++GaAs layers, the effective 
barrier of b will not increase too much since the conduction band discontinuity 
between GaAs and Ge is reported to be only 0.06eV, meaning that the voltage  




Fig. 13.  A proposed schematic band diagram for the CuGe/n-type GaAs 
interfaces after annealing. b and o are the barriers between Cu3Ge/n
++GaAs 
and n++GaAs/n+GaAs, respectively. 
 
drop at the GaAs/Ge interface is essentially negligible.  Current transport is then 
limited by the energy barriers at the Cu3Ge/n+Ge (b) and the n
++GaAs/n+GaAs 
interfaces.  For a deep junction where b , the Schottky barrier between Cu3Ge 
and  n++GaAs is relatively high, as in the Cu3Ge/GaAs system, the contact 
conduction is dominated by field emission to transport current through the 
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relatively independent of temperature. 
 
3.2.2 Differential scanning calorimetry (DSC) analysis 
The objective of this part was to identify the reactions observed using X-
ray analysis. Thermal analysis is of high sensitivity and can be used in thin-film 
studies as long as the mass of the thin film can be accurately measured. Six 
pairs of Poly-Cu(122 nm)/-Ge(78 nm) were deposited on semiinsulating GaAs 
using electron-beam evaporation and cleaved into 5.12 mm x 4.82 mm 
rectangles for the DSC analysis. The temperature ramp rate was set to 10C/min 
and a standard procedure recommended by the manufacturer was followed [61]. 
Fig. 14 shows the relation between heat flow, which is the difference in the 
amount of heat required to increase the temperature of a sample and reference, 
and the temperature. A valley at a temperature of 232C represents an 
exothermic reaction. It is very surprising that the reaction identified by XRD at 
low temperatures did not appear in the DSC profile. Thus, the exothermic 
reaction is related to either the phase transformation or decomposition of Cu3Ge. 
Possible phase evolutions have been given in Ref. [49] where Cu3Ge(1) and 
Cu5Ge() are two phases which are highly favored in the temperature and 
composition range. 
Integration of the area under the heat flow curve yields the enthalpy 
change associated with the thermal event of interest [62, 63]. A value of 95 
Kcal/gram was obtained for the heat flow curve given in Fig. 14.  Such a low 
enthalpy indicates a fast reaction between Cu and Ge, which is in agreement  
60    
 
 
Fig. 14.  DSC analysis for Cu/Ge contacts on semi-insulating GaAs. 
 
with XRD analysis and the van der Pauw measurements in Section 3.2.3. 
However, the exotherm did not appear as sharp as in the transition for melting or 
decomposition reactions.  It is possible that the enthalpy of reaction might have 
been overestimated due to the ambiguity of the ends of the reaction. 
 
3.2.3 Kinetics of thin-film reactions of Cu/-Ge 
bilayers on semiinsulating GaAs 
 3.2.3.1 Van der Pauw measurement 
It has been found that Cu3Ge exhibits unexpectedly low electrical 
resistivities at room temperature and is believed to be the only phase formed in 
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have been widely studied [70,71], the literature on copper germanides is very 
limited [28], especially on GaAs substrates. The thin-film reaction kinetics has not 
been systematically investigated. However because of its importance on the 
reliability issue when subjected to high temperature, such an investigation is 
needed. Therefore, in this section, a detailed characterization of the diffusion 
behavior, phase formation, and kinetics of thin-film reactions between 
polycrystalline Cu ( Poly-Cu ) and amorphous Ge ( -Ge ) films is presented as a 
function of annealing conditions. 
Fig. 15 shows the variation of resistance, R, of a 550 nm Ge on 440 nm 
Cu thin film contact on a semiinsulating GaAs wafer annealed under temperature, 
T, that was increased at rates dT/dt of 0.2, 1.0, and 5.0 C/min, respectively. The 
similarity of these curves suggests the same basic reaction path for all heating 
rates studied in this dissertation. The basic behavior can be summarized as 
follows: From room temperature to ~100C, the resistance increases linearly with 
temperature, T, from ~0.0077  to ~0.01  and then increases rapidly as the 
first reaction occurred. At temperatures between 100C and 180C, the 
normalized total resistance was exponentially proportional to temperature and 
dependent on the temperature ramp rates. The resistance first reached a peak 
value and then dropped to a minimum within 10C at temperatures between 
130C and 180C, depending on the ramp rate. Finally, the resistance increased 
further in the temperature range from 180C to 230C, but not as rapid an 
increase as took place for the first reaction. The second region of resistance 
increase is also dependent on the temperature ramp rate. The second region of  
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Fig. 15.  Normalized total resistance of Cu/Ge contacts on semiinsulating GaAs 
at temperatures between room temperature and 370C.  The heating rates used 
in the measurements are 0.2C/min, 1.0C/min, and 5.0C/min, respectively. 
RCu
o , copper resistance at 0C, equals to 0.0077 . 
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resistance increase was followed by a linear resistance change to ~370C. As 
mentioned in section 3.2.1, the XRD analysis for samples heated to 150C, 
210C, and 300C, respectively, showed no extra phases other than Cu3Ge and 
crystallized Ge. Thus, the first region of all curves in Fig. 15 can be denoted as 
and considered to be the formation of Cu3Ge. However, there still is not enough 
evidence to say what the second reaction is. The second region of all curves in 
Fig. 15 actually occurred with a decrease in the total resistance of the thin-film, 
and the reaction was almost independent of heating rate.  It is worth noting that, 
in Fig. 15, all transition points from which the resistance started to decrease fell 
below the extended second linear region, indicating that they represented 
departure from the completion of the formation of the Cu3Ge phase. It is still 
unknown at this time why the second reaction was complete within 40C 
regardless of the initial starting temperature. 
 
3.2.3.2. Reaction kinetics analysis 
To quantify the above results, the R(T) data in Fig.15 were modeled using 
a three-layer parallel resistor model [28].  The Ge, Cu3Ge, and Cu layers were 
assumed to be simple resistors with the resistance of each phase scaling linearly 
with the layer thickness. The Ge layer was not found to contribute significantly to 
electrical conduction in the structure, and hence, a two-layer parallel resistor 
model effectively sufficed for this modeling effort. 
Fig. 16 shows a detailed R(T) result for a sample heated from room 
temperature to 375C at a heating rate of 1C/min. The thickness of Cu and Ge 
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were 380 nm and 780 nm, respectively. Before the reaction, the majority of the 
current was conducted through the Cu thin film; the initial linear resistance 
increase is due to the temperature variation of the resistance of the Cu thin film.  
The same argument applies to the second linear resistance change after 
the reaction, which provides an indication of the temperature coefficient for the 
resistance of the Cu3Ge thin-film.  Thus, the first part of the model accounts for 
the linear resistance of the initial and final phases of the Cu3Ge thin-film behavior. 
Assuming a standard parallel-resistor equivalent circuit [28], 
 
where x(T) is the normalized germanide thickness, the room-temperature 
resistances and the rate of change of resistance with temperature for Cu and 
Cu3Ge layers are RCu
o and dRCu/dT and RCG
o and dRCG/dT, respectively. 
From the fitting of the curves shown in Fig.15, the following values were 
obtained: 
RCu
o = 0.0077  at 0C, dRCu/dT = 2.67x10-5 /C, RCG
o = 0.0273  at 
0C, and dRCG/dT = 1.2x10-4 /C, in good agreement with previous 
measurements for Cu and Cu3Ge [28] . 
An assumption, based on the observation of planar interfaces [17], was 
made that the nucleation rate was high for all the temperatures considered and 
there were no nucleation-limiting regions. Thus, a standard equation for the 


































Fig. 16.  Comparison of the normalized experimentally measured resistance of 
Cu/Ge contacts to n-type GaAs using the van der Pauw measurement technique 
to simulated results from the diffusion model. The experimental data are taken at 
a heating rate of 1.0C/min. Note the excellent agreement between the 
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where D is the diffusivity of the moving species and is presumed to be of the 
general form Doe
-Q/kT , where Do is a constant, k is Boltzmann’s constant, and Q 
is the diffusion activation energy; C and N denote the concentration of the 
reactant and the number of product species per unit volume, respectively; ks is 
the reaction rate constant; and t is the heating time. 
If it is assumed that the reaction is diffusion rate limited, then 
Eq.(7) can be simplified by assuming ksx(T)  D to give 
 
 dx2(T) = 2D(C/N) dt = 2D dt       (8) 
 
Because there were no data to make a quantitative estimate of C/N, it was 
taken as unity for the current calculations in this dissertation. The only effect that 
a nonunity value of C/N will have, assuming that C/N is not temperature 
dependent in the range of temperatures investigated in this this dissertation, is to 
introduce a multiplicative factor in Eq. (8) if C/N is not unity.  From Eq. (8), 
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Equation (9) was numerically integrated using the MATHEMATICA 
software package to yield x(T). This was then substituted into Eq. (6) to fit the 
portion of curve in which the reaction occurred. The complete fit for the 1.0 
C/min heating rate curve is shown in Fig. 16 as the solid line. Changes in Do 
were found to translate the fitted curve along the temperature axis while changes 
in Q changed the shape of the curve. 
The diffusion-limited model was found to fit the first reaction very well but 
not the second one. The model was modified to incorporate a reaction rate 
limited mechanism for curve fitting.  According to the data shown in Fig. 15, there 
appears to be a new phase formed during the reactions that is different from 
Cu3Ge.  The resistance and the resistance change rate with temperature of the 
new phase RX
o and dRX/dT, respectively, used in the calculations were 0.0303  
and 2.67x10-5 /C, respectively. A value for the reaction rate constant of 
1.0x10-10 cm/sec was found to yield better results in terms of fitting the second 
part of the reactions. Possible reactions which could account for the rate-limited 
process could be the mixing of Cu3Ge with Ge or a phase transformation of 
Cu3Ge from one phase to another as has been observed by Woodall et al. 
[14,15]. 
The diffusion rate was found to have an average activation energy of 0.89 
 0.02 eV and a preexponential factor Do = 3.0  0.5 x10
-3 cm2/s, although the Do 
value may have been affected by errors in the C/N = 1 assumption. The 
activation energy of 0.89 eV/atom is ~0.04 eV higher than that reported by Wang 
[28] in their work on the same material on silicon dioxide. The difference might 
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result from the larger grain sizes in this work. This result suggests that Cu and 
Ge atoms in Cu3Ge were transported primarily through the grain boundaries, 
based on the activation energy being less than 1.0 eV. 
 
3.2.4 Secondary ion mass-spectroscopy (SIMS) analysis and 
Boltzmann-Matano method 
Secondary ion mass spectroscopy (SIMS) is a technique used in materials 
science and surface science to analyze the composition of solid surfaces and 
thin films by sputtering the surface of the specimen with a focused primary ion 
beam and collecting and analyzing ejected secondary ions. These secondary 
ions are measured with a mass spectrometer to determine the elemental, 
isotopic, or molecular composition of the surface. SIMS is the most sensitive 
surface analysis technique, being able to detect elements present in the parts per 
billion range [56]. 
The time of flight (TOF) mass analyzer separates the ions in a field-free 
drift path according to their kinetic energy.  The TOF technique requires pulsed 
secondary ion generation using either a pulsed primary ion gun or a pulsed 
secondary ion extraction. It is the only analyzer type able to detect all generated 
secondary ions simultaneously, and is the standard analyzer for static SIMS 
instruments.  
Fig.17 is a partial SIMS depth profile for a sample of CuGe on n-GaAs  
that received thermal treatments at 400C for 30 min. The interdiffusion 
coefficient of Cu and Ge in GaAs can be extracted from the depth profile by the 
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Boltzmann-Matano method [29].  Fick’s second law can be formulated into an 
ordinary-differential equation as given by: 
 
where D is the interdifffusion coefficient of the Cu(Ge) component, t is time, 
(dc/dx) is the slope of the depth profile at concentration c, and c1 is the initial 
concentration of the component at t = 0. Concentration c is defined as the 
concentration at the Boltzmann-Matano interface that the plane from which the 
integration of the areas under the concentration-distance curve from C1 and to C2 
(concentration after diffusion has taken place for a time t) are equal. 
The interdiffusion coefficients of Cu and Ge in GaAs at 400C were 
calculated to be  5x10-15 cm2/sec and 1.55x10-14 cm2/sec, respectively.  Adding 
Cu into Ge was found to enhance the diffusion of Ge into GaAs compared with a 
published value of the diffusion coefficient for Ge at 400C (6x10-21 cm2/sec) [15]. 
This behavior of the Ge impurity in the presence of Cu gives very strong 
evidence that the most probable mechanism for ohmic contact creation is a 





























































Fig. 17. A plot of the normalized concentrations of Cu and Ge versus depth.  The 
Boltzman-Matano method was used to determine the interdiffusion coefficient of 
Cu and Ge in Cu3Ge.  The concentration-distance curve is measured by TOF-
SIMS from samples of CuGe on n-GaAs  after annealing at 400C for 30 min. 
 
 
3.3 TiWN diffusion barrier for CuGe-based ohmic contacts 
3.3.1 General introduction of thin films 
The intrinsic stress of thin films prepared by physical vapor deposition 
techniques is known to vary with preparation and deposition conditions. 
Numerous reports have, for example, indicated that sputtering at low gas 
pressures results in compressively stressed films, while high gas pressures 
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produce tensile films [30-32]. It is generally believed that changes in arrival 
energies and the numeric ratio of gas atoms reflected by the target and atoms 
sputtered from the target play a dominant role in the evolution of film structure 
accounting for these stresses [33]. At low pressure, the arrival energies of atoms 
of both groups are only slightly modified by collisions as they move from the 
target to the substrate. As a result, energetic atoms from both groups bombard 
the uppermost layers of the film causing densification through atomic 
rearrangement and compressive film stress. At high pressures, collisions reduce 
such bombardment and the associated particle energy and increase the oblique 
angles of incidence for sputtered atoms arriving at the surface of the growing film 
causing atomic shadowing [34]. This combination of effects results in films with a 
microstructure that is columnar and has voided growth boundaries.  Such films 
are associated with in-plane tensile stresses resulting from attractive forces 
between columns [34]. The total void volume, distribution, and connectivity are 
also thought to affect a number of other film properties [34,35]. 
 
3.3.2 Electrical and physical properties of RF-sputtered  
TiWN films 
Diffusion barriers are often used for protecting metal interconnection or 
contact materials especially at high temperatures; however finding a way to 
produce void-free and dense films becomes an even more demanding challenge 
since a contact degradation mechanism known as “hillocks” is routinely observed 
in films with poor protection layers. The origin of the hillock formation is the 
compressive stress, and the main mass transport mechanism for hillock 
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formation is the grain boundary diffusion for thin films with a columnar structure 
[72-74]. 
Particularly, for high temperature operation, which requires thermally 
stable, chemically inert, and electrically enhanced contacts to assure reliable 
functionality, it is very important to introduce additional barrier(s) to stabilize the 
contact materials. 
Titanium tungsten nitride (TiWN) has been reported as a Schottky contact 
to n-type GaAs with a high degree of thermal stability [42-47]. More often, it is 
used to protect Au-Ge-based ohmic contacts and some other interconnection 
metals. For Cu-Ge-based ohmic contacts to n-type GaAs, up to this date, the 
author of this dissertation has been a member in the only research group to 
report on the ability to maintain the low resistance contacts over long periods of 
high temperature exposure at temperatures up to 400C. 
It is worthwhile to address the importance of controlling the film properties 
for high temperature devices.  As an example, high contact resistance to the 
drain and source of FETs effectively results in low transconductance and high 
pinch-off voltage, and, hence, poor high-frequency performance. The emphasis 
of this section is on the effect of the preparation and process conditions of the 
diffusion barriers on the thermal stability of the ohmic contacts barriers. Special 
interest is given to the crystal structure, mechanical properties, and electrical 
properties of sputtered TiWN films in this dissertation work. 
To study these relations experimentally a series of TiWNx layers were RF-
magnetron sputtered at various nitrogen and argon pressures and at a fixed 
target to substrate distance. 
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The characterization of film properties is summarized as follows. Film 
thickness was measured using a Sloan Dektak - IIA surface profiler and film 
resistivity was obtained using four-point measurements. X-ray diffraction is a very 
powerful technique to monitor film structural properties. The film compositions 
were measured by XPS in which a characteristic x-ray from an aluminum target 
was used as the light source and the binding energies of atoms were measured. 
A SEM and an AFM were used to measure both the surface morphology 
and grain size. The grain size obtained by X-ray diffraction and AFM were 
compared.  Stresses were measured and investigated using a Sloan Dektak - II A 
surface profiler. The intrinsic stress was determined by the traced strain on the 
samples before and after thin film deposition. The calculation of intrinsic stress 
will be separately discussed in Section 3.3.3. 
All parameters of the sample preparation are tabulated in Table 3. Films 
were prepared with a wide range of nitrogen concentrations, from 10% to 40%, 
and powers, from 100 W to 400 W, as seen from Table 3. 
The as-deposited Ti0.3W0.7 was found to be polycrystalline with a face-
centered cubic (F.C.C) structure and a lattice constant of 3.16 Å based on XRD 
results as shown in Fig. 18. W and TiW have different phases and their 
properties change depending on all of the parameters involved in the deposition 
and processing [36-38].   
Reported phase-preparation conditions and relationships have shown that 
the argon (Ar) partial pressure plays the most important role in determining the 
phase for as-deposited W films [36]. The results are profoundly useful in the Ti-
W-N system, but this ternary system has much more complexity than pure W  
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TiW 150 -186 3.6 3.6 100  10-15 8.0E-5 
TIWN 150 -198 3.6 4.3 76 350-
360 
10-15 4.4E-4 
TIWN 150 -207 3.6 5.4 67.5 360-
390 
10-15 1.2E-3 
TIWN 150 -225 3.6 10.0 50 400-
410 
10-15 3.14E-3 
TIWN 300 -288 3.6 4.3 125 350-
360 
10-15 3.9E-4 
TIWN 400 -366 3.6 4.3 170 350-
360 
10-15 1.65E-4 
TIWN 150 -170 3.6 6.5 60 350-
360 
10-15 1.8E-3 
TIWN 300 -257 3.6 6.5 105 350-
360 
10-15 1.6E-3 
TIWN 400 -331 3.6 6.5 135 350-
360 
10-15 5.0E-4 










Fig. 18.  XRD profiles for RF sputtered TiW and TiWN thin films deposited on 
GaAs and Cu3Ge/GaAs materials. 
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primarily because of the incorporation of oxygen and nitrogen in the Ti-W-N 
system. For TiW-nitrides, the -phase is considered to be more stable than the -
phase and, hence, is favored when high temperature operation is the goal. 
In the Au/TiWN/Ge/Cu/n-GaAs multijunction systems, it has been shown 
that Ohmic to Schottky transitions can occur if there is a failure to stabilize the 
stoichiometry between Cu and Ge [54]. Also, nonreacted Cu and Ge will cause 
either higher contact resistance or excessive diffusion. The other issue regarding 
the Au overlayer for bonding, which is essential for adapting CuGe-based 
contacts to integrated circuits, is to prevent intermixing of Cu-Ge and Au by using 
a TiWN layer as a diffusion barrier. 
The resistivity of the RF-sputtered films as a function of N2 percentage is 
plotted in Fig. 19 on a log scale for two RF-power levels, 150 W and 400 W, 
respectively. One of the interesting features in Fig. 19 shows the exponential 
relationship between the resistivity and N2 gas composition in the sputtering 
environment. 
Fig. 20 shows a linear increase in deposition rate with respect to the RF-
power for 10% N2 and 25% N2 gas compositions, respectively. For all samples 
sputtered, the argon pressure was kept constant at 3.6 mTorr. Changing the N2 
percentage from 10% to 30% results in a decrease of 33.3% in the deposition 
rate for films prepared at a power of 150 W, and 28% for those prepared at 400 
W. Increasing the gas pressure during sputtering is known to increase the 
oblique angle of incident of sputtered atoms arriving at the surface of the growing 
film causing atomic shadowing [34,35]. A decrease in deposition rate with gas 
pressure is then expected if this argument holds true. 











Fig. 19. Resistivities of RF-sputtered TiWN thin films as a function of nitrogen gas 
composition during sputtering and RF sputtering power level. 











Fig. 20. Deposition rates and resistivities of RF magnetron sputtered TiWN thin 
films as a function of RF sputtering power at different nitrogen gas compositions. 
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Also, changes in film resistivity at increased power levels are less 
profound and become significant only when the RF-power was increased to 400 
W.  For both N2 sputtering composition levels, the trend remained the same and 
only changed in magnitude.  The density of atoms deposited on the anode from 
the target increases when sputtering power increases due to an increased rate of 
bombardment of the target by the Ar plasma. Surface conductivity of the 
deposited materials is thus improved. When the N2 composition is increased, the 
deposition rate decreases due to collisions of source atoms with the the sputter 
gases, which is caused by the shortened mean free path between the sputter 
gases and the sputtered material. The amount of nitrogen incorporated into the 
film deposited at 400 W may be higher than that deposited at 100 W and this 
may explain why the difference in resistivity disappears at higher nitrogen 
concentrations. 
Because film resistivity strongly depends upon the crystalline structure 
and impurities, to interpret what was experimentally observed, it is necessary to 
perform further characterization measurements and determine the factors that 
are responsible for this behavior and, if possible, to do so without any 
ambiguities. 
The XRD analysis of TiWN films prepared at 150 W for different nitrogen 
concentrations is shown in Fig. 18. Features shown in Fig.18 include: 1 Phase 
evolution from  to   when the nitrogen concentration was increased from 10% 
to 20%; 2 Peak broadening due to fine grains that were observed for all four 
peaks; and 3 Preferred orientations in the [110] planes for the -phase and [111] 
for the -phase in all TiWN films were observed. The crystal structure 
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accompanying the change in lattice constant may also result in an increase of 
deposition rate if the structure changes from, for example, body centered cubic 
(B.C.C.) to F.C.C. For nitrogen-incorporated TiW films without preferred 
orientations, the density in atoms per cubic centimeter reduces from 6.338x1022 
to 5.10x1022 when the crystal structure changes from B.C.C. to F.C.C. [64]. This 
results in a slight increase in thickness if the same amount of atoms arrive at the 
substrate surface. Therefore, some other factors which result in the decrease of 
the deposition rate associated with the nitrogen content need to be understood.  
First, an increase of the nitrogen partial pressure in an argon gas ambient with 
constant argon pressure will have an inevitable increase in the probability of 
interaction between these two respective gas species, hence, decelerating the 
velocity of argon ions which controls the sputtering rate. Second, a negative DC 
bias will attract argon ions; some of these argon ions might not be able to reach 
the target, but, instead, may hit the substrate. In RF sputtering deposition, the 
DC bias determines the intensity of the sputtering gas bombardment on the 
substrate surface during one half of the cycle and the deposition rate is known to 
decrease at higher bias voltage [65]. Thus, the lower rate at high nitrogen 
concentration can be explained since high nitrogen content results in high DC 
bias as can be seen in Table 3. The films were analyzed using X-ray 
Photoelectron Spectroscopy (XPS). All three TiWN films have similar XPS 
spectra as can be seen in Figs. 21 (a) and (b). From Fig. 21 (a), the lower line 
and upper line represent XPS spectrum for samples prepared at 150 W /-198 V 
DC bias that was not Ar ion beam etched and one that received 10 minutes of Ar 
ion beam etching, respectively. 




Fig. 21. XPS spectra for RF sputter deposited TiWN thin films prepared (a) at 
150 W /-198 V DC bias [A] and (b) at 150 W/-198 V DC bias [A], at 150 W/-207 V 
DC bias [B], and at 150 W/-225 V DC bias [C].   
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The two curves are identical except for the difference in vertical shift, 
which is intentionally done for separating two curves. These two curves show the 
chemical states of each element on the surface and in the etched surface are the 
same. Figs. 22(a) and (b) show the XPS signals versus binding energy plots for 
Ti and W, respectively, in TiWN films.  Ti appears as a nitride instead of an oxide, 
while W tends to be a pure form with a slight amount of oxygen and nitrogen 
binding. It will be shown in this dissertation that, because of this tiny amount of 
oxygen and nitrogen, the thermal stability of TiWN films is better than that of TiW 
films. 
Using the XPS quantitative analysis of all monitored elements, together with 
the measured properties in Table 3, a relationship between chemical composition 
and nitrogen concentration for TiWN thin films prepared under various conditions 
is depicted in Fig. 23. The incorporation of nitrogen increases as the nitrogen 
concentration increases while the Ti/W ratio was found to be unchanged and 
independent of the amount of nitrogen incorporation. Oxygen in TiWN films could 
be from the exposure to air before being loaded into the XPS chamber. All 
spectra were taken on samples that first received a 10 min argon ion etching to 
remove the surface oxide. However, it was found that the oxygen level still was 
about 5% even after 20 min of etching in argon plasma. Thus, this percentage 
(5%) of oxygen is thought to be incorporated during the deposition.  Such an 
increase in the nitrogen content of the thin films with respect to the nitrogen gas 
concentration during sputtering can be realized as a higher incorporation 
probability at high pressures compared to low pressures [65].   
 







Fig. 22.  XPS profiles of Ti and W in example sputtered TiWN films used in 
this dissertation. Ti appears to bind with nitrogen, while W binds to oxygen, as 
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Fig. 23. Results of XPS analysis for RF-sputtered TiWN thin films. 
 
 
The tungsten oxides degrade the quality of the thin films. Using low Ar 
sputtering pressure, both the sputtered atoms from the target and reflected 
gases are more energetic due to having a longer mean free path; hence, a 
reduced travel distance from target to substrate can further decrease the 
incorporation of nitrogen into TiW films [37,38] if a low nitrogen composition in 
the films is desired. 
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3.3.3 Modeling of intrinsic stress of TiWN on 
semiinsulating GaAs 
The intrinsic stress for as-deposited TiWN films on semi-insulating GaAs 
was also studied in this dissertation. It should be pointed out that the stress 
calculated in this dissertation is actually the “stress change” before and after 
deposition.  Film stress values were obtained through the equation [34] 
 
where E, d, R, t, and v are the substrate’s Young’s modulus, thickness, radius of 
curvature, film thickness, and Poisson’s ratio, respectively [34,35]. Values used 
for the calculation are 75 GPa, 450 m, and 0.3, for the GaAs substrate’s, 
Young’s modulus, thickness, and Poisson’s ratio, respectively. As mentioned 
before, the change (1/R) in the radius of curvature of the GaAs bars (20mm x 10 
mm x 0.45mm) from before to after deposition is used to calculate the change in 
stress. The thickness of each film, t, was obtained by measuring the deposition 
step in the film at an area of the GaAs substrate that was masked during 
deposition on the corresponding GaAs substrate using a Sloan Dektak II-a 
surface profiler. The stress for the sputtered TiWN films deposited directly onto 
GaAs substrates and on CuGe deposited on GaAs substrates with respect to the 
sputtering gas pressure is shown in Fig. 24 (a). For the entire range of gas 
pressure, from 3.6 mTorr to 10 mTorr, the as-deposited TiWN films on GaAs and 
on CuGe/GaAs were found to have compressive stress. The compressive stress 
was inversely proportional to the nitrogen pressure as seen in Fig. 24 (b).  
)11()1(6/)/1(2 tREd  





Fig. 24. Stress levels of RF-sputter deposited TiWN thin films as a function of (a)  
argon and nitrogen total pressure at a fixed value of  argon pressure and (b) 
nitrogen percentage at a fixed Ar pressure of 3.6 mTorr on semi-insulating GaAs, 
25%Ge-CuGe, and 40%Ge-CuGe samples. 
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The transition from compressive stress to tensile stress was estimated by 
extrapolating to zero stress assuming a linear relationship. This transition was 
found to be around 15 mTorr for TiWN on GaAs and 19 mTorr for TiWN on 
CuGe/GaAs. The tensile CuGe on GaAs was found to be tunable by adjusting 
the TiWN thickness and process parameters such as the nitrogen compositions 
and the gas flow rates. The importance of this tunability is to assure the proper 
stress on the film to prevent peeling or delaminating during thermal processes. 
For example, CuGe deposited on GaAs has tensile stress and the substrate will 
deform in a convex manner, indicating that the films are prone to peeling-off. The 
measured film stress is thought to also be associated with the grain size. 
The microstructure of TiWN deposited on epi-ready GaAs substrates that 
were studied in this dissertation was found to be an intricate mixture of small 
crystallites, 30 nm to 41 nm in size, of -W and nitrides, such as TiN, W2N, and 
Ti2N [40,41]. Figs. 25(a)-(d) are typical AFM micrographs of TiWN on GaAs 
substrates obtained for this dissertation. Preliminary cross section TEM-results 
indicated that each column might consist of a single crystal of -W matrix with 
nitride precipitates, which could be called a grain [41].  In this dissertation study, 
it was assumed that the microstructural features observed in AFM are grains. 
A simple model, similar to a model used for stress changes during grain 
growth [39] could possibly explain this observation. If it is assumed that, for the 
same thickness, the same numbers of atoms are deposited on all samples and 
the smaller grained material will have a more compressive stress as the volume 
per atom in the grain boundary is greater than that in the lattice [39,41]. The 
stress in the film can be formulated as: 
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Fig. 25. AFM micrographs for RF-sputtered TiWN thin films deposited on semi-
insulating GaAs [(a) – (c)] and CuGe (d) at power of 150 W and DC bias of (a) -
198V, (b) -207V, (c) -225V, and (d) -198V, respectively. The cross section profiles 
















• • • 
• • 




" . , 
-' 
o 
.. , , 
. /\ 
.
", . .- ,.. 
,, ','/"-. 













89    
 
       = o + B    (12) 
with o the deposition stress for a single crystal, B = E/(1-v) the biaxial modulus, 
E the Young’s modulus, v the Poisson’s ratio and  the dilatation strain in any in-
plane direction due to the excess volume of the grain boundaries.  For columnar 
grains  is equal to [39]: 
    = - e/2 = -(4a/d)*1/2 =  -2a/d    (13) 
with e is the volumetric transformation strain associated with the creation of grain 
boundaries, a the excess volume per unit area of grain boundary, which is 
expected to be on the order of the atomic diameter, and close to the grain size. 
Fig. 26 shows the stress in the TiWN layers as a function of the inverse of 
the TiWN grain size.  The slope of the stress versus the inverse of the grain size 
yields the value of –2Ba. Assigning a value of 75 GPa for the biaxial modulus, a 
slope of –3x10-8 GPa*m results in a a value of 2Å, which is somewhat less than 
half the atomic diameter of TiWN.  The stress for a single crystal from the 
extrapolated stress versus 1/d yields a tensile stress of 0.17 GPa. It is possible, 
because the larger grain size would have a smaller a value, that this would 
result in less excess grain boundary volume and a more tensile stress. 
Alternately, the TiWN layers can have different microstructures apart from the 
grain size resulting in different stresses in the thin films. 
If the deposition stresses are rather large, the possibility of severe plastic 
deformation should be considered. The Hall-Petch relation [68,69] predicts a 
linear decrease of yield stress with the inverse of the square root of the grain size. 
Although  versus d-1/2 yields a better linear fit than  versus 1/d, the  
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extrapolated compressive yield stress for a single crystal from this fit is a tensile 
stress of about 0.17 GPa which is similar to the result to the stress obtained from 
the extrapolated stress versus 1/d method. The temperature during the sputtering 
must be high to explain this discrepancy in terms of thermal stress as the change 
in stress with temperature for TiWN on GaAs is about 1.3 MPa/C [38]. 
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3.4 Thermal stability of CuGe-based ohmic 
contacts with diffusion barriers 
Unprotected Cu3Ge contacts become insulating after a long time exposure to 
untreated air, implying that special protection layer(s) must be used if Cu-Ge 
based materials are chosen for use as contacts to III-V semicondutor materials. 
In addition, the I-V characteristics changed rapidly from linear (ohmic) to 
Schottky behavior as temperature increased from room temperature to about 
300C for unprotected Cu3Ge. Therefore, potential thermal diffusion barriers 
were investigated in this dissertation as discussed in the following sections. 
 
3.4.1 With TiW as the diffusion barrier 
Figs. 27 (a) and (b) are AFM microphotographs that show the morphology 
of a Cu/Ge/GaAs sample covered with a TiW layer after annealing this structure 
at 400C for 30 min. It should be noted that the color of TiW changed from yellow 
to milky white after annealing indicating the poor protection properties and 
capabilities of TiW as a protection barrier layer for CuGe.  With a TiW layer, 
hillocks were found almost everywhere on the sample surface. Specific contact 
resistance for a TiW cover layer on CuGe to n-type GaAs was found to increase 
from 1.5x10-6 cm2 to ~10-3cm2 after 14-hr of annealing at 400C as can be 
seen in Fig. 28. Therefore, it can be concluded that TiW failed to protect CuGe-
based ohmic contacts to n-type GaAs at 400C. A SIMS depth profile, shown in 
Fig. 29, for this sample demonstrates a severe intermixing between the contact 
material and the TiW protection/diffusion layer which resulted in both poor 
morphology and degraded contact resistance.  





















Fig. 27. AFM micrographs showing morphologies of TiW-covered Cu/Ge 
contacts to n-type GaAs after annealing at 400C for 30 min: (a) “Hillock” and 
clusters are seen in the AFM micrographs, (b) an enlarged AFM micrograph 


















Fig. 28. Current-voltage characteristics after annealed at 400C for TiW-
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Fig. 29. TOF-SIMS depth profile for CuGe-based ohmic contacts covered with 
TiW and Au layers after annealing at 400C for 30 min. 
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In this dissertation work, it was routinely observed that chunks of atoms 
clustered on the surface of the Cu and Ge layers having a size of a few 
micrometers formed if the CuGe films were evaporated at a rate higher than 
5Å/sec. These types of defects should be avoided in order for the diffusion 
barrier layers to completely cover the areas where the protection is needed. 
 
3.4.2 With TiWN as the diffusion barrier 
As has been shown, typical grain sizes of RF-sputtered TiWN films range 
from 30 to 60 nm.  All TiWN films prepared for this annealing test as part of this 
dissertation were targeted to be between 150 nm to 200 nm in thickness to avoid 
possible discontinuities in the film due to the insufficient film thickness. The same 
contact scheme approach in Section 3.4.1 that was used for TiW was also used 
with TiWN replacing TiW as a possible diffusion barrier. After a 400C/30 min 
annealing in nitrogen atmosphere there was no observed change in surface 
morphology, as can be seen in Fig. 30 (a), or an observed change in the contact 
resistance compared to an as-annealed CuGe contact with a SiN passivation 
layer under the same annealing conditions. For this contact scheme, to simplify 
processing steps, a diffusion barrier layer should probably be deposited with the 
photoresist left on and used for masking and processing of the ohmic contacts; 
however, such a barrier layer needs to be able to sustain the post thermal 
treatment, which is typically 400C for this dissertation work, at which the lowest 
contact resistance of CuGe contact was obtained. The SIMS depth profiles for 
TiWN covered CuGe contacts to n-type GaAs before and after annealing are 
shown in Figs. 31 (a) and In Fig. 31(b). Only the redistribution of Ge and Cu com- 
























Fig. 30 AFM micrograph for (a) RF sputtered TiWN covered CuGe-based 
contacts on n-type GaAs and (b) Au/TiWN covered CuGe-based contacts on n-
type GaAs after an annealing at 400C for 30 min, respectively.  Prolonged 
annealing times caused the coarsening of the polycrystalline gold overlayer as 





























Fig. 31. TOF-SIMS profiles for Au/TiWN - protected CuGe-based ohmic contacts 
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positions was observed. The relatively unchanged W and Ti-composition profile 
in the TiWN layer strongly indicates that both titanium and tungsten are bonded 
to nitrogen or oxygen which might be the responsible mechanism for the 
improved properties in terms of less intermixing with Cu and Ge.  TiWN has been 
studied and shown to have a columnar structure with nitride precipitates “stuffed” 
within the grain [33].  Due to such closely spaced precipitates, the diffusion of Cu 
and Ge can be effectively blocked if the precipitates are separated by a distance 
that is less than the atomic diameter of Cu and Ge, which is 3.615 Å and 5.658 Å, 
respectively.   
 
3.4.2 With Au overlayer and TiWN as a diffusion barrier 
It is of great importance to have an Au over layer on TiWN covered CuGe 
ohmic contacts to n-type GaAs because of the concern and need for wire 
bonding the ohmic contacts in order to package the final structures, devices, and 
circuits and be able to make electrical contact to the structures, devices and 
circuits.  The practical concern remains the same to keep the process as simple 
as possible when the Au layer is added. A 2000 Å-thick Au layer was sputtered 
on top of TiWN prior to the annealing. Samples received the same heat treatment 
protocol as that for the previous TiWN covered samples discussed above.  It was 
found that there was no noticeable change in surface color or morphology under 
optical microscope and AFM examinations (see Figs. 30(b) and (c)) Only the 
coarsening of Au layer was observed by AFM. SIMS depth profiling of this 
sample is shown in Fig. 31 in which it can be seen that Au was contained (and is 
away from the CuGe contact region) and only penetrated about 200 Å during the 
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14-hr annealing process. This lack of significant interaction can be attributed to 
the “stuffed” TiWN barrier layer which effectively blocks the out-diffusion of Cu to 
the surface. As long as there is no reaction between Au and TiWN, TiWN is a 
capable diffusion blocker for Au because Au has an atomic diameter of 4.07 Å, 
just slightly larger than that for Cu. 
A contact configuration as shown in Fig. 32 (a) will suffer from the 
oxidation of the contact through lateral diffusion and also potentially the 
decomposition of GaAs at high temperatures. A better way to do the high 
temperature test is to cover and mask the nonalloyed area with dielectric 
materials, such as silicon dioxide (SiO2), silicon nitride (Si3N4), and aluminum 
oxide (Al2O3) etc, as shown in Fig. 32 (b). 
 
 
Fig. 32. Potential structural and processing configurations of the n-type ohmic 
contacts to be used on the devices for high-temperature testing.  In (a), oxygen 
will penetrate laterally and cause the deterioration of contact resistance for 
Cu3Ge to n-type GaAs, while in (b), the oxidation was prohibited by a thin 
PECVD deposited Si3N4 layer. 
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The average specific contact resistance as a function of the annealing time 
at various temperatures is shown in Fig. 33. For temperatures below 400C, the 
specific contact resistance of CuGe to n-type GaAs with a doping concentration 
of 5x1017 cm-3 remained unchanged after a 150 hrs soaking at a temperature of 
350C on top of a thermal hot temperature chuck under untreated air ambient 
environment with an Au/TiWN protection barrier and a cover/mask layer. At an 
aging temperature of 400C, the same temperature as for the alloying process, a 
very slow degradation in specific contact resistance was observed for Cu3Ge 
ohmic contacts to n-type GaAs.  Since no phase transformation was revealed by 
X-ray analysis for the samples which had undergone the aging test at 400ºC for 
150 hrs, a possible mechanism that accounts for the SCR degradation was that 
Cu diffused into GaAs and created a highly compensated layer which is less 
conductive than Cu3Ge. The degradation rate was measured as 0.05  0.01x10
-6 
cm2/hr at 400C and close to being proportional to t1/2. The increase in specific 
contact resistance after 2000 hrs of operation should be 1 x10-4 cm2. This 
increase in specific contact resistance is equivalent to an increase of 1  in the 
source resistance for contacts having dimensions of 100 m x 100 m. 
This low degradation rate in contact resistance has a relationship with 
respect to the diffusion coefficient of Cu and Ge from the Cu3Ge to the GaAs. 
The interdiffusion coefficient of Cu and Ge can be extracted from SIMS depth 
profiles using the Boltzmann-Matano method [67]. The interdiffusion coefficients 
of Cu and Ge in GaAs at 400C were calculated to be 5x10-15 cm2/sec and 
1.55x10-14 cm2/sec, respectively. Adding Cu into Ge was found to enhance the 





Fig. 33. Thermal stability of Cu3Ge with TiWNx/Au capping layers at (a) 300C,  
(b) 400C, and (c) temperatures between 250C and 400C.   
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diffusion of Ge into GaAs based on a comparison of listed value of the diffusion 
coefficient for Ge at 400C (6x10-21 cm2/sec) [66].  This enhanced diffusion 
behavior of Ge in the presence of Cu gives very strong evidence that the most 
probable mechanism for ohmic contact creation is the formation of highly Ge-
doped n+GaAs layer at the interface as stated earlier in this dissertation. 
The Ge appears to be the faster species at 400C which aids in 
preventing the compensation effect of Cu, as Cu is a double-acceptor to GaAs, 
from occurring.  This apparent situation might explain why there is a wide range 
of annealing times for which this contact scheme maintained relatively low 
contact resistance to n-type GaAs. As Ge diffuses away from the heavily doped 
region and further into the GaAs, an increase in specific contact resistance will 
be observed because the tunneling probability decreases as the doping 
concentration is lowered and the effective tunneling distance is increased. The 
thermal stability of CuGe-based ohmic contacts to n-GaAs is controlled by the 
enhanced Ge diffusion due to the presence of Cu in the films.   
The TiWN barrier and Au overlayer scheme was applied to the ternary 
alloy ohmic contacts InCuGe and NiCuGe. Aging tests at 400C resulted in a 
linear relationship between specific contact resistance and aging time for both of 
these ternary alloys to n-type GaAs. The diffusion of Ge in these systems is 
thought not to be enhanced by the addition of In and Ni [6-9]. For either In or Ni 
to form the respective ternary CuGe ohmic contacts, the addition of one of these 
elements may result in phase evolution or reaction products that contribute to 
such a high degradation rate. 
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3.5 Conclusion 
In conclusion, CuGe-based ohmic contacts deposited under appropriate 
deposition procedures and precise composition control have low resistivity 
competitive to that of AuGeNi contacts to n-type GaAs.  The RF-sputtered TiWN 
thin films with certain levels of nitrogen incorporation are effective diffusion 
barriers preventing intermixing between Au and Cu3Ge.  The degradation rate of 
specific contact resistance of Cu3Ge to n-type GaAs with a TiWN barrier and Au 
overlayer is close to t1/2, where t is the time measured in seconds, at 400C and 
negligible at temperatures lower than 350C. 
The properties of Cu3Ge ohmic contacts to n-type GaAs have demonstrated 
that these contacts can be suitable candidates as ohmic contacts in GaAs-based 
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LEAKAGE CURRENT AT ELEVATED TEMPERATURES AND 
SCHOTTKY CONTACTS TO AlXGa1-XAs MATERIALS 
 
4.1 Introduction 
Among field effect transistors, except JFETs, metal Schottky contacts to 
compound III-V semiconductors are integral parts in many devices such as 
modulation doped field effect transistors (MODFETs) and MESFETs. The barrier 
heights of the metal/semiconductor interface in metal/GaAs systems are limited 
to a range from 0.7 eV to 0.85 eV [1] due to the numerous surface states at the 
GaAs interface which cause the "pinning" of the Fermi level at about 1/3 of the 
bandgap (Eg) above the valence band edge [1]. According to our calculations [22], 
even with a SBH value as high as 1.0 eV, GaAs MESFETs will have a gate-
limited leakage current density of 2x10-5 A/m at 300C, thus limiting applications 
to temperatures in this range. 
Monolithic GaAs/metal Schottky contact systems can be categorized into 
Al-containing and Al-free types of metallizations.  With only a few exceptions, Al-
free contacts, including elemental, alloy, and compound contact materials, form 
Schottky barrier heights (SBH) in the range of 0.7 to 0.85 eV [1-7], while some of 
the Al-containing ones form higher SBH values after annealing [8-20]. SBH 
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values higher than 1.0 eV have been reported and the enhanced SBH has been 
attributed to the formation of AlxGa1-xAs during the annealing process [8,20]. As 
the growth of AlxGa1-xAs alloys improves, it has become essential to thoroughly 
characterize these materials because the epitaxial growth is superior to 
metallization from the control and precision standpoint of view. If a solid 
relationship between Al-composition and SBH can be built up empirically or 
theoretically, not only can the device performance be better engineered, but also, 
more importantly, it potentially improves the uniformity of SBH values, which is of 
great importance in circuit design. However, unlike GaAs, AlxGa1-xAs surfaces 
are very reactive, especially at high aluminum concentrations and hence place 
some stringent requirements on metal/semiconductor pairs employing AlxGa1-xAs. 
In this dissertation a systematic study was performed by choosing 
elemental platinum (Pt) and TiWN alloys as Schottky metals to n-type AlGaAs 
with the Al composition content varying from zero to 30%.  AlGaAs epilayers 
were grown by MBE with Si used as the n-type dopant.  Sample specifications 
are tabulated in Table 4 with all pertinent parameters and characterization 
techniques also shown in Table 4. Deep level transient spectroscopy (DLTS) for 
n-type AlGaAs resulted in capricious energy levels for the deep traps [63,64] thus, 
in Table 4, the results are not listed.In Table 4, the Al compositions of AlxGa1-xAs 
were determined by the 18K-PL results of AlxGa1-xAs (x= 0.165 and 0.30, 
respectively). Fig. 34 shows the PL spectra of AlxGa1-xAs (x= 0.165 and 0.30, 
respectively) taken at 18K, in which transitions at 1734.1 meV and 1820.0 meV, 
respectively, can be translated into 16.5% and 28.5%, respectively, Al 
compositions [54] in close agreement to the desired and specified values.   
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Table 4. Material properties of n-type AlxGa1-xAs materials used for Schottky 
contact tests 
 GaAs Al0.165Ga0.835As Al0.3Ga0.7As 
Nd(x10
17cm-3) 2.38 4.89 1.83 
Hall Mobility,n (cm
2/Vs) 3280 1886 1106.5 
Epi-layer Thickness 
(m) 
0.6 0.9 1.07 
Al content by 
RCXRD( % ) 
0 16.5 30.0 
Al content by PL( % ) 0 16.5 28.5 
 
 
Current-voltage (I-V), activation energy (A/E), and capacitance-voltage (C-
V) measurements were used to characterize the Schottky barrier heights. 
Despite the possible errors caused by the DX-centers potentially introducing 
positive/negative charges, the C-V measurement results is an accepted 
reference and, effectively, a standard and has been proven to be a powerful and 
accurate technique for characterizing the SBH in metal/semiconductor systems 
[39]. 
 
4.2 Theoretical calculations of gate current as a function of 
Schottky barrier height (SBH) in MESFET devices 
at high temperatures 
Typical doping concentrations of the channel in III-V FET devices fall into 
the range from 1x1017 cm-3 to 5x1017 cm-3. At this doping range, the reverse  










Fig. 34. 18K photoluminescence spectra for AlxGa1-xAs materials grown at 630C 
with A) x = 30% of Al and B) x = 16.5% of Al, respectively.  Please note that HT, 
high temperature, refers to a normal growth temperature of 630C which is 
considerably higher than 300C and 350C, the so called LT, low temperature, 
used in the dissertation for growing LT-AlGaAs materials. 
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leakage current of a Schottky diode is dominated by the tunneling through the 
lowered energy barrier between the metal/semiconductor interfaces due to image 
forces [1]. The reverse saturation current density of a Schottky diode is given by: 
 
 
where A** is the Richardson constant, Bo is the Schottky barrier height at zero 
bias, E is the external field applied to the Schottky junction, Vbi is the built-in 
potential, T is the absolute temperature, and s is the permittivity of the 
semiconductor. The reverse current of a Schottky diode is analogous to the gate-
drain current under reverse bias. The electric field between the gate and drain 
electrodes is stronger compared to that of the gate-source and the drain-source 
because the gate and drain are typically biased under opposite polarity voltages 
(i.e., the gate to source voltage is negative and the drain to source voltage is 
positive. The calculated current densities (current/channel width in the unit of 
A/m) as a function of Schottky barrier height are plotted for different 
temperatures in Fig. 35. In the calculations for Fig. 35, a 2 m long x 100 m 
wide gate was used. The maximum leakage current densities are limited to the 
saturation current densities for a given contact area. For a gate barrier height of 
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Fig. 35. Current densities, in A/m, as a function of Schottky barrier height for 
temperatures between 200C and 400C for a 2 m long and 100 m gate 
biased at Vgs= -1.0 V and Vds= 2.0 V. 
 
2.0 V will be 4.2x10-6, 3.0x10-5, and 1.6x10-4 A/m at 300C, 350C, and 400C, 
respectively. If the value of leakage current density is limited to a range of 1 
A/cm2 (equivalent to 1.0x10-6 A/m for unit gate width) for device operation, then 
a gate barrier of 1.0 eV can only be used to temperatures around 300C. 
Therefore, it is necessary to improve the Schottky barrier to the values higher 
than 1.0 eV for more reliable operation at high temperatures. 
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In device operation, the actual leakage current is somewhat higher than 
what is predicted from the theory due to both the small features and the 
concentrated electric field at the edges which increases the probability of carrier 
tunneling through the barrier and the tunneling is, thus, significantly enhanced [1, 
22]. In addition, any imperfections of the semiconductor crystal are assumed 
negligible. Stated in other words, the interfacial states are neglected for the 
calculation. This neglecting of the interface states needs to be adjusted when 
heterojunctions are used. As long as the materials in the entire structure are 
lattice matched to the substrate, it is assumed in this dissertation that the 
interfacial states are small in number and that thermionic emission is always the 
dominant carrier transport mechanism for a reverse biased Schottky junction. 
 
4.3 Theoretical calculations of substrate leakage currents in 
FET devices at high temperatures 
For a conventional FET type device, the leakage currents arise from two 
sources in the off state as a result of the reversed biased pn drain junction: 
generation-recombination and diffusion [23]. Repeating the calculation in Chapter 
2 of reference 1 with all parameters appropriately set for GaAs with a doping 
concentration of 2.0 x 10 17 cm-3 allows one to generate a plot of generation-
recombination and diffusion leakage currents as a function of temperature as 
shown in Fig. 36. The size of of the transistor used for the data shown in Fig. 36  
had a gate of 2 m x 100 m and was biased at Vgs= -1.0 V and Vds= 2.0 V. A 
generation-recombination dominated leakage current at temperatures lower than 
350C and a diffusion dominated leakage current at higher temperatures are  







Fig. 36. Drain leakage current densities as a function of temperature under 
various dominate mechanisms. The dominant mechanisms are (i) G-R and 
diffusion current at a reverse biased pn junction, (ii) gate leakage current under 
reverse bias, and (iii) substrate leakage current represented by rectangles, 
triangles, and circles, respectively. 
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clearly visible. Fig. 36 also shows gate – leakage – current - limited drain leakage 
current densities for Schottky Barrier Heights of 1.0eV, 1.2eV, 1.4eV, and 1.5eV, 
respectively. The information contained in Fig. 36 suggests that gate leakage 
current surpasses substrate leakage at 400C for a GaAs transistors having SBH 
less than 1.2 eV and without back wall barrier or highly resistive layers 
underneath the active channel. However, by studying and reviewing many real 
devices, the leakage levels in these real devices are typically much higher than 
the corresponding calculated ones due to additional leakage paths in these 
devices. Taking a depleted channel of a FET as an example, above a certain 
temperature, the background carrier concentration increases exponentially with 
temperature thus leading to a conduction path for drift leakage currents between 
the gate, source and drain. Furthermore, the substrate can significantly 
contribute to the overall leakage simply by its enhanced conductivity at high 
temperatures. The total leakage current accounting for all leakage paths is then 
calculated and superimposed onto the previous generation-recombination and 
diffusion leakage currents. To show the effect of back wall potential barrier on the 
leakage current, a potential barrier of 250 meV was used when calculating the 
substrate leakage currents. The results of these calculations are shown in Fig. 37. 
The thermal activated substrate conductivity was assumed to be due to the EL2 
defect which has an activation energy of 0.75 eV [21]. Comparing this substrate 
leakage current with the gate leakage current at 400C, it was found that the 
substrate leakage current surpasses the gate leakage current for SBH values 
higher than 1.0 eV. 
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Fig. 37. Total drain current density at 400C for typical GaAs MESFETs 
with and without back wall barriers. 
 
Therefore, the advantage of the improved SBH vanishes due to the high 
substrate leakage currents. This implies that changing the choice of substrate to 
a wider band-gap material underneath the channel is needed to reduce the 
substrate leakage current so as to more fully utilize the high SBH values. The 
total drain leakage current could be reduced to 4.0x10-7 A/m if the Schottky 
barrier height is increased to approximately 1.4 eV. 
The relative contributions of energy band-gap, barrier height and back wall 
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the simulation of a generic device with the three parameters varied to indicate 
trends in the high temperature leakage currents. In this dissertation work, the 
simulated energy band gap values range from 1.1 eV (the band gap energy of Si) 
at x = 0 to 1.4 eV (the band gap energy of GaAs) at x = 1.0; the barrier height 
ranges from 0.6 eV to 1.4 eV and the back wall barrier height ranges from 0 meV 
to 250 meV, respectively. The Si-MOSFET devices represent a high gate barrier, 
a relatively low energy band-gap, and no back wall. For a Si-MOSFET this leads 
to a substrate limited leakage current density of 3.85x10-5 A/m. In contrast, the 
GaAs-MESFET has a higher energy band-gap than Si, a low gate barrier and no 
back wall. For a GaAs-MESFET, this leads to a gate limited drain leakage current 
density of about 4.82x10-2 A/m at 400C. From Fig. 38, the GaAs-MESFET can 
be operable, say with 1 A/cm2 of leakage current, if a SBH value of 1.30 eV and 
a 50% (~125 meV) of back wall barrier height are possible. However, the drain 
leakage current will be 5% of the maximum drain current, which is equivalent to 
an on/off current ratio of 20 at 400C. 
 
4.4 Schottky contacts to n-type GaAs 
Results demonstrated in this section consist of a mixture of elemental, 
compound, and alloy Schottky contacts to n-type GaAs. Barrier heights are 
determined by I-V measurements and are shown in the inset along with the I-V 
characteristics in Fig. 39. 
After annealing in an N2 atmosphere, platinum (Pt), TiWNx, TiW, NiAl, and 
Ni2Al3 Schottky contacts to n-type GaAs had ideality factors ranging from 1.02 to 
1.10 at room temperature, indicating that the current flow is dominated by  
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Fig.38 Drain leakage current density at 400C as function of normalized 
parameters.  The energy gap ranges from 1.1 eV (the band gap energy of Si) at x 
= 0 to 1.4 eV (the band gap energy of GaAs) at x = 1.0, while the gate barrier 
ranges from 0.6 eV to 1.4 eV and the back wall potential from 0 meV to 250 meV. 
 
Schottky emission which is temperature dependent. Among the materials studied, 
the barrier heights of TiW and TiWNx materials were found to have the lowest 
barrier heights. Increasing the nitrogen content during the sputtering leads to a 
monotonic decrease in barrier height for N2/(N2+Ar) ratios from zero percent to 
25% of 0.63 eV to 0.59 eV, respectively. These results agree with the 
observations that, in TiWNx to n-type GaAs contact systems, too much nitrogen  
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incorporation leads to the formation of GaAsN which has a lower bandgap 
energy than that of GaAs, while insufficient nitrogen incorporation frees the Ti 
and downgrades the thermal stability of this contact system [25]. Typical Schottky 
barrier heights for metal/n-type GaAs were limited to 0.8 eV for all the materials 
tested. The thermal stability of these Schottky materials was carried out on a 
thermal hot stage maintained at 300C for various length of times. Degradation of 
contacts was detected by the forward-bias current-voltage (I-V) characteristics in 
terms of barrier heights and ideality factors for TiWNx, NiAl, and Ni2Al3. The 
ideality factors were improved after annealing at 300C for 60-hr which could 
possibly be attributed to the significant reduction or elimination of defects and 
(planar interfaces) between the respective metal and semiconductor [26]. Barrier 
heights of TiWNx, NiAl, and Ni2Al3 to n-type GaAs were measured in a range of 
0.65  0.03 eV, 0.80  0.02 eV, and 0.78  0.02 eV, respectively.  
TiW material oxidized during the annealing process thus requiring an 
overlayer such as Au to protect the TiW material during annealing.  However, the 
barrier height remained unchanged with the presence of Au but values as low as 
0.65 eV were measured after annealing. The low barrier heights for TiWNx and 
TiW materials could be related to sample preparation since sputtering is a high-
energy process and the plasma of the sputtering process may introduce damage 
to the semiconductor surface [40-44]. 
Results from I-V measurements for the Schottky diodes made by these 
materials and protected Cu3Ge ohmic contacts showed that the diodes were no 
longer rectifying at 300C as seen in Fig. 40. Although NiAl has the highest 
barrier height among the tested materials, it still behaves like a “soft Schottky” 
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contact at 300C. This indicates the reduction of barrier height at high 
temperatures is sometimes an intrinsic property that rules out the usage of 
certain materials [54]. 
For example, materials that form a variety of reaction compounds with the 
semiconductors and materials that have high diffusivity in the semiconductors 
are subject to changes in barrier height and the current transfer mechanism. On 
the contrary, some materials, such as Ni/Al to n-GaAs, are more rectifying at 
higher temperatures or remain nearly unchanged [54]. 
 
  
Fig. 40. I-V characteristics under forward bias at 25C and at 300C for NiAl-
based Schottky contacts to n-type GaAs after annealing at 300C for 3-hr. 
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The reverse-bias I-V characteristics were a different story.  Along with the 
improved conductivity of the thin films after annealing, higher current flow in the 
diode was also measured. Figs. 41(a) to (d) show the I-V curves of the reverse-
biased Schottky diodes made using TiW, NiAl, and Ni2Al3, respectively as the 
contact materials. In Fig. 41(a), (b), and (c), a significant increase of leakage 
current was measured. The early breakdown is a consequence of intermixing of 
contact materials and GaAs through the unstabilized interface. To the author’s 
knowledge, none of these three contacts have been reported to be stable at 
300C. Surprisingly, TiWNx showed very stable Schottky behavior even after a 
423 hours annealing at 300C as seen in Fig. 41(d). Leakage currents measured 
on a number of devices were very similar and never exceeded 10-7 A for a gate 
area of 4x10-4 cm2. TiWNx materials have shown good thermal stability as 
potential high temperature Schottky contacts [40-44]. However, the barrier 
heights apparently have not achieved the 1.0 eV mark at 300C operation for 
TiWNx Schottky contacts to GaAs. 
 
4.5 Schottky contacts to n-type AlxGa1-xAs, x  0.30 
4.5.1 Platinum Schottky contacts 
I-V measurements, activation energy measurements, and C-V measure-
ments for Pt Schottky contacts to AlxGa1-xAs are shown in Figs. 42(a) and (b). 
Essential parameters extracted from the analysis are also tabulated in discussion 
section. 








Fig. 41. Current-voltage characteristics under reverse bias conditions for four 
different Schottky contacts after annealing at 300C for 423-hr (a) TiW, (b)NiAl, (c) 
Ni2Al3, and (d) TiWN. 
 






Fig. 42.  Characteristics of Pt Schottky contacts to n-type AlxGa1-xAs materials for 
x = 0 to 0.30 from (a) I-V and (b) C-V measurements. 
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Increases in Al composition of the AlxGa1-xAs layer resulted in a monotonic 
increase in barrier height for Pt/n-type AlGaAs Schottky diodes. The results of 
activation energy measurements followed closely to that of I-V measurements, 
while C-V measurements gave slightly higher barrier heights. With Al 
compositions of AlGaAs of zero, 16.5%, and 30.0%, the Schottky barrier heights 
to platinum were of 0.8 eV, 0.92 eV, and 1.06 eV, respectively, based on I-V 
measurements. The wet etching prior to the metal deposition did not result in 
much deviation of the ideality factors from unity since all the measured ideality 
factors were equal to or less than 1.08. An interesting, normally overlooked, 
issue concerns the value of the Richardson constants in AlGaAs materials and 
will be discussed later in Section 4.5.4 of this dissertation. The proper values can 
be extracted from the activation energy measurements if the contact area is 
carefully measured [1]. 
 
4.5.2 10%TiWNx Schottky contacts 
Figs. 43(a) to (c) show the results of I-V measurements, activation energy 
measurements, and C-V measurements, respectively, for 10% TiWNx Schottky 
contacts to AlxGa1-xAs. The nitrogen compositions determined by XPS were 
about 18 at %. Ten percent nitrogen concentration represents the processing 
condition where the N2 to N2+Ar flow rate ratio was kept at 10%. Such a high 
percentage of N2 helps to stabilize the -phase TiWNx and most of the nitrogen 
atoms were found to bond with titanium and tungsten, to oxygen. Barrier heights 
were found for this material to be 0.675 eV to GaAs, 0.90 eV to 16.5% AlGaAs, 
and 1.10 eV to 30.0% AlGaAs. Again, a monotonic increase of the SBH as a  







Fig. 43.  Characteristics of 10% TiWNx Schottky contacts to n-type AlxGa1-xAs 
materials for x = 0 to 0.30 from (a) I-V and (b) C-V measurements. 
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function of increased Al compositions was observed in TiWNx Schottky contacts 
in this dissertation. 
 
4.5.3 25%TiWNx Schottky contacts 
Figs. 44(a) and (b) show the results of I-V and C-V measurements, 
respectively, for 25% TiWNx (i.e., x = 0.25) Schottky contacts to AlxGa1-xAs . The 
trend of the barrier height with respect to the Al composition was similar to what 
was observed in the previous section in terms of the bandgap energy 
dependence of the semiconductor to the Schottky contact. Barrier heights for 
25% TiWNx were found to be 0.59 eV to GaAs, 0.81 eV to 16.5% AlGaAs, and 
0.95 eV to 30.0% AlGaAs, based on the I-V measurements. 
Fig. 45 shows the results of activation energy measurements for TiWN 
Schottky contacts to n-type AlGaAs at temperatures between room temperature 
to 150C. High linearity between saturation current and reciprocal temperature 
was preserved in this temperature range. Again, the barrier height was found to 
increase as the Al composition of the AlGaAs materials increased. All ideality 
factors measured were fairly close to unity indicating that the dominant 
mechanism of carrier transport is thermionic emission. The barrier heights of 
25% TiWNx to 16.5% and 30.0% AlGaAs, respectively, were found to be 0.968 
eV and 0.993 eV, respectively. For 10% TiWNx Schottky contacts to n-type 
AlGaAs, measured SBHs were 0.808eV and 1.075eV for x = 16.5% and 30.0%, 
respectively, AlxGa1-xAs as can be seen from Fig. 45. 
 
 







Fig. 44.  Characteristics of 25% TiWN Schottky contacts to n-type AlxGa1-xAs 
materials for x = 0 to 0.30 (a) I-V and (b) C-V measurements. 
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Fig. 45.  Activation energy measurements for TiWN Schottky contacts to n-type 
AlGaAs at temperatures from room temperature to 150C. 
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4.5.4 Discussion 
Early attempts to predict the effective Schottky barrier height for 
metal/semiconductors, particularly in GaAs and AlGaAs materials, failed to reach 
a general agreement with the empirical observations [45,46]. Three rules most 
frequently cited and prominent in the literature are the anti-site model by Allen 
and Dow [37], the anion vacancies model by Dow and Smith [36], and metal 
induced gap states (MIGS) by Tersoff [38]. These three rules were all proposed 
to deal with the pinning position of the Fermi-level in the AlGaAs system due to 
surface states. 
a). Barrier height of metals to n-type GaAs : 
The measured barrier heights as a function of electronegativity of metals 
deposited on Si and GaAs are plotted in Fig. 46 [1]. A weak, but observable, 
linear function in the Si Schottky system has been developed and attributed to Si 
being a covalent semiconductor. On the contrary, the randomly distributed barrier 
heights make the quantitative analysis difficult for metals to GaAs but the 
average barrier height is close to 0.8 eV, almost independent of the 
electronegativity of metals. The group consists of Cu and the precious metals Ag, 
Au, Pd and Pt, which have a mean barrier height of 0.97 ± 0.04 eV to n-type 
AlGaAs measured from actual diodes. Recent reports on the Schottky contacts to 
GaAs reconfirmed that there exists no linear relationship between Schottky 
barrier height and metal work function as would be suggested by the Schottky-
Mott theory [45].  
Similar predicted results were obtained if the metal work function was 
replaced by the Pauling or Miedema electronegativities [46]. The relationship  




Fig. 46. Measured barrier heights as a function of electronegativity of selected 
metals deposited on n-Si and n-GaAs.  (Adapted from [1]) 
 
between the Schottky barrier heights and Pauling's electronegativities of the 
contact metals suggests that the interfacial chemistry plays a crucial role during 
Schottky barrier formation [46].  The pinning strength defined as the change in 
the barrier height with respect to the change in electronegativity of metals was 
found to be ~0.1 eV, which is a considerably large value and indicative of the 
strong effect pinning has among all semiconductors [1]. 
b). Barrier height of metals to n-type AlxGa1-xAs, x = 0 to 0.3: 
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The experimental results of the Schottky barrier heights and ideality 
factors determined by I-V, activation energy, and C-V measurements for metals 
to n-type AlGaAs are summarized in Table 5.   
The calculated Eg-bn (equivalent to the barrier height to p-AlGaAs 
assuming the same pinning levels exist for both n-type and p-type AlGaAs and 
also summing the barrier heights to p-AlGaAs and to n-AlGaAs for the same 
Schottky contact should result in the bandgap energy of AlGaAs) of Pt to n-type 
AlGaAs as a function of Al composition based on the three models previously 
mentioned are shown in Fig. 47. For the region of Al content less than 30%, all 
three models predict an increase in barrier height for Pt contacts to n-type 
AlGaAs.  Basically, the predictions from the anti-site model and anion vacancy 
rule show larger increases in barrier height than the MIGS model predicts. Fig. 
48 shows the measured Eg-bn versus aluminum composition for TiWNx and Pt 
contacts with the predicted pinning levels from all three models shown for 
comparison. The quantitative fit to the MIGS model is excellent for the Pt 
contacts. The maximum error is 0.02 eV. In view of uncertainties in the measured 
barrier heights and the known band-gap values of AlGaAs alloys, the fit is 
excellent. 
The results for these two types of TiWNx contacts indicate that these 
contacts obey the MIGS model rather than the anion vacancy model.  The 
maximum error is 0.045 eV and the average deviation from the theoretical curve 
is about 0.025 eV. Again, in view of uncertainties in the measured barrier heights 
and the known band-gap values of AlGaAs alloys, the fit is excellent. The same  
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Table 5. Experimental results for the Schottky barrier heights and ideality factors 
determined by I-V, activation energy (A/E), and C-V measurements. 
 
 GaAs AlxGa1-xAs 
X = 0.165 
AlxGa1-xAs 







I-V 0.86 1.01 1.10 
C-V 0.8 0.88 1.0 







I-V 0.63 0.86 0.94 
A/E -- 0.81 1.08 
C-V 0.66 0.83 0.99 







I-V 0.59 0.81 0.95 
A/E -- 0.97 1.00 
C-V 0.61 0.90 1.05 
Ideality Factor 1.00 1.10 1.01 
 
 
trend was also observed in lanthanum hexaboride (LaB6) but is not shown in the 
figures. 
The results are striking in that the pinning position of Fermi-level can be 
described by a simple model requiring that the Fermi-level resides in the middle 
of the energy bandgap. 
The physics of this gap center was illustrated by Tersoff [38] in which the 
barrier height of metal to p-type semiconductor, bp, is 












































Fig. 47.  Calculated barrier heights as a function of Al composition for Pt Schottky 
contacts to n-type AlGaAs with Al content ranging from zero to 100%. 












































Fig. 48. Measured Schottky barrier heights of TiWN and Pt contacts to n-type 
AlGaAs as a function of Al composition.  The values predicted by the MIGS 
model are also plotted for comparison. 
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where Ec is the indirect conduction minimum, i.e., excluding T, Eg
i is the minimum 
 
indirect gap,  is the spin-orbit splitting in the valence band, and m is a constant 
depending on contact materials. Quantitatively, given any large subset of data, 
one could determine m and predict the remaining data to within 0.1 eV. 
However, other deposition techniques produce different trends that require 
a different model than the MIGS model to obtain a better fit [39].  Therefore, the 
potential of detailed theoretical analysis to predict specific quantitative 
correlations has not yet been universally established.  Qualitatively, the trend 
shows that a monotonic increase in the barrier height of metals as the Al 
composition in AlGaAs increases and this will be beneficial for high-temperature 
applications since the leakage due to the gate will be dramatically reduced as the 
SBH increases. 
 
4.6 Polycrystalline and monocrystalline Schottky 
contacts to n-type AlxGa1-xAs, x = 0.3 
Owing to the versatility of modern growth techniques, epitaxial Schottky 
contacts and semiconductors can be grown in the same system as part of a 
sequence process/growth run.  Known to be a time-consuming process step [39], 
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reduce the process time and increase the throughput. The epitaxial growth of a 
contact metal right after semiconductor growth, among other things, also 
eliminates a long waiting time prior to the deposition.  It can be expected that a 
lower density of surface states will result by such in-situ postgrowth processing 
steps. Therefore, if one is able to define the features of a gate contact that meets 
the target value, contacts prepared in this way should have better performance in 
terms of better ideality factor, thermal stability, and lower leakage currents at 
reverse biases [21,39]. 
Thermally stable rare earth compounds have been developed for high 
speed, high power, and high temperature applications [47]. In this section, 
thulium phosphide (TmP) grown by MBE on AlGaAs epilayers is characterized.  
High quality TmP epilayers are consistently obtained for growth temperatures 
ranging from 500 to 600°C with growth rates between 0.5 and 0.7 μm/hr. The 
properties, especially leakage currents at high temperature, are of great interest 
since attempts to improve the barrier heights to values higher than 1.2 eV have 
not had much success yet. An alternative way to eliminate the leakage path 
through grain boundaries in conventional deposited Schottky materials is by 
making or replacing them with monocrystalline materials. 
Fig. 49 shows the result of room temperature activation energy 
measurements for sputtered contacts of Pt, LaB6, 25% TiWN, and 35% TiWN, 
along with epitaxial TmP contact to n-type AlxGa1-xAs, with x = 0.3, at room 
temperature.  TmP formed the highest SBH of the five contacts, followed by LaB6, 
Pt, and then the two types of TiWN contacts. 
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Fig. 49. Results of room temperature activation energy measurements for several 
Schottky contacts including polycrystalline and single crystal TmP to n-type 
AlGaAs with an Al composition of 30.0%. 
 
Fig. 50 shows the room temperature C-V characteristics of Schottky 
diodes made by deposited LaB6, DC-sputtered 25% TiWN, DC-sputtered 35% 
TiWN contacts, and epitaxial TmP contacts. 
C-V measurements show that the SBH of TmP is lower than that of LaB6 
but higher than that of TiWN. The results did not favor the utilization of epitaxial 
Schottky contacts in terms of barrier height for high temperature applications. 
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Fig. 50. C-V characteristics of several Schottky contacts to n-type AlGaAs with an 
Al composition of 30%.  The TmP contacts are single crystal with all the others 
being polycrystalline. 
 
A high resolution XRD analysis result is shown in Fig. 51(a) where the 
GaAs (004) and AlAs (004) peaks appear at 66.20 and 66.30, respectively. Fig.  
51(b) shows the X-ray pattern of TmP grown on n-AlGaAs in which only sharp 
(002) and (004) peaks were observed.  The peak at a 2 of 32.35 represents the 
diffraction from the (002) planes of TmP, while the (004) peaks of both materials 
appear separately, 67.35 for TmP, 66.20 for GaAs, respectively. According to 
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XRD analysis, TmP was found to have an NaCl structure and a lattice constant of 
5.573 Å, thus having only a -0.15% mismatch to AlGaAs.  AFM measurements of 
the surface roughness also showed a smooth and flat surface with an RMS 
roughness of 3 to 4 Å, just within a monolayer fluctuation in a 50 x 50 m2 
scanned area. Based on the X-ray diffraction results, it is believed that TmP has 
been epitaxially grown on AlGaAs for first time that we are aware of [55]. 
Fig. 52(a) shows I-V characteristics of a TmP Schottky contact to n-type 
AlGaAs as a function of temperature.  As seen in Fig. 52(a), under forward bias, 
the turn on voltage decreases as the temperature increases.  From the 
measured I-V characteristics, the SBH can be extracted using the following 
equation [1]:   
 
I = A A*T2 Exp ( -b /kT ) Exp ( qV/nkT )    (17) 
 
where A* is Richardson constant, k is the Boltzmann constant, A is the contact 
area, T is the absolute temperature in Kelvin, n is the ideality factor, and b is the 
Schottky barrier height. The value of the Richardson constant used in this study 
is 90 Acm-2K-2 [8].  The Schottky barrier height and ideality factor at room 
temperature calculated by Equation (1) are 1.07 eV and 1.18 eV, respectively.  
C-V measurements resulted in a Schottky barrier height of 1.19 eV as 
shown in Fig. 52(b).  From the 1/C2 vs. V plot for this SBH, the Schottky barrier 
height was obtained directly from the intercept of the voltage axis plus the 
thermal voltage, kT/q which is 25.9 meV at room temperature. 





Fig. 51. XRD spectra for TmP on n-type AlGaAs with an Al composition of 30% 
from (a) high resolution XRD results showing the AlAs and the GaAs (004) peaks; 
(b) showing the TmP (002) and (004) peaks, as well as the (004) peak of AlGaAs. 
 







Fig.52. Characteristics of a TmP Schottky contact to n-type AlGaAs from (a) 
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The depth of Fermi level below the conduction band, Vn, and the intrinsic 
barrier height resulting from the static dipole layer, , were 76 meV and 35 meV, 
respectively. These values were used in determining the barrier height. The 
doping density extracted from C-V measurements was 2.0x1017 cm-3, in good 
agreement with the Hall measurement result. Additionally, the measured band 
gap energy fits the Al composition very well, indicating that DX centers that 
commonly existed in doped AlGaAs appeared to be negligible in the AlGaAs 
epilayers due, possibly, to the ultrahigh vacuum growth environment. On the 
other hand, the ability to decompose the native oxide on AlGaAs and epitaxially 
grow TmP on top of the AlGaAs is believed to greatly reduce or eliminate surface 
states and contribute to such a high Schottky barrier height. 
As the temperature was ramped up from room temperature to 400C, the 
leakage current from a 210 m x 210 m TmP/GaAs contact area increased from 
less than 10 pA to 0.52 mA, respectively. From a Log (I) versus reverse bias plot 
for TmP/AlGaAs shown in Fig. 53, an almost 6 orders increase in magnitude is 
observed over this temperature range.  It is worth noting that, even at 400C, the 
leakage current density was as low as 1.2x10-9 A/m2, considerably lower 
compared to the results in the literature for other material systems [22,23]. The 
Schottky barrier heights and ideality factors at different temperatures were 
determined and the results plotted versus temperature in Fig. 54.  As can be 
seen in Fig. 54, as the temperature increased from 25C to 400C, the SBH 
remained constant at 1.08  0.02 eV up to 350C, then increased slightly to 1.12 
eV at 400C. However, due to the uncertainty in the determination from the I-V 
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Fig. 53. Current-voltage characteristics of TmP Schottky contacts to n-type 
AlGaAs under reverse bias at temperatures between 25C and 400C. 
 
measurements, this may not be a valid increase. The activation energy 
associated with the Schottky barrier height as a function of temperature was too 
high to be calculated in this work. The ideality factor decreased from 1.16 at 28ºC 
to 1.03 at 200C most likely due to the higher probability of tunneling electrons 
overcoming the barrier, indicating that the current is dominated by thermionic 
emission [1]. For temperatures higher than 200C, an increase in the ideality 
factor is thought to be associated with the relatively high doping density in the 
AlGaAs layer, 1.8x1017 cm-3 in this case. The DX trap centers in n-type AlGaAs 
can be problematic when the Al composition is greater than 20% [48-52].   
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Fig. 54. Schottky barrier heights and ideality factors of TmP Schottky contacts to 
n-type AlGaAs at temperatures between 25C and 400C. 
 
At high temperature, electrons and holes no longer remain in the traps but 
emit into their respective bands when sufficient thermal energy is supplied. This 
carrier transfer mechanism through defect-assisted tunneling might explain why 
the ideality factor was higher than unity at high temperatures. 
The stable SBH observed over a wide range of temperatures was in 
contrast to the results reported for deposited contacts where a strong 
dependence on temperature as well as oxide thickness was observed [53]. The 
absence of an oxide at the interface may be responsible for the insensitivity to 
temperature of the TmP Schottky contact system. 
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Figs. 55(a) to 57(a) demonstrate the results for the high temperature 
behavior of Pt and TiWNx contacts. The extracted SBH and ideality factors as a 
function of annealing temperature are shown in Figs. 55(b) to 57(b), respectively. 
As the temperature increases, the turn on voltage of the Schottky barrier (SB) 
diodes decreases as a consequence of more energetic carriers overcoming the 
Schottky barrier at higher temperatures than at lower temperatures.   
The I-V measurements resulted in a slight increase in barrier heights for Pt, 
25% TiWN, and 35% TiWN contact materials as the device temperature 
increased. Measured temperature coefficient of SBH for Pt, 25% TiWN, and 35% 
TiWN contact materials are 0.3, 0.14, and 0.16 meV/K, respectively. If the Fermi 
level pinning is due to MIGS [38], then the temperature dependence of SBH is  
governed by the temperature dependence of the band gap. In this case the value 
of temperature coefficient of SBH should be equal to 0.2 meV/K [62]. 
The ideality factors for all three contacts show a trend of decreasing in 
magnitude at higher temperatures because thermionic emission tends to take 
over as the dominant current transport mechanism [1,46]. It is worth pointing out 
that, for all the Schottky diodes made with deposited contacts, the reverse 
leakage currents were higher than that for epitaxial TmP at 400C. Thus, the 
advantage of using epitaxial Schottky in high temperature applications has been 
established and confirmed. Fig. 58 (a) and (b) show the high degree of thermal 
stability of the TmP Schottky to n-type AlGaAs system at 400C. In Fig. 58 (a), 
the SBH and ideality factors measured at 25C were found to be unchanged after 
annealing at 400C for 150-hr. 
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Fig. 55. Temperature behavior of Pt Schottky contacts to n-type AlGaAs 
demonstrated by (a) Current-voltage characteristics at temperatures between 
22C and 400C, and (b) extracted Schottky barrier heights and ideality factors 
as a function of temperature. 
 
 




Fig. 56. Temperature behavior of 25% TiWN Schottky contacts to n-type AlGaAs 
demonstrated by (a) Current-voltage characteristics at temperatures between 
28C and 400C, and (b) extracted Schottky barrier heights and ideality factors 
as a function of temperature. 




Fig. 57. Temperature behavior of 35% TiWN Schottky contacts to n-type AlGaAs 
demonstrated by (a) Current-voltage characteristics at temperatures between 
28C and 400C, and (b) extracted Schottky barrier heights and ideality factors 
as a function of temperature. 






Fig. 58. Temperature behavior of TmP to n-type AlGaAs demonstrated by (a) 
Schottky barrier heights and ideality factors contacts as a function of annealing 
time at 400C, and (b) reverse-biased diode current-voltage characteristics after 
annealing at 400C for 60-hr, 100-hr, and 150-hr. 
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In Fig. 58 (b), the reverse leakage currents measured at 25C at –2 V 
were found to be less than 6x10-10 A. 
Fig. 59 is the time-of-flight (TOF)-SIMS depth profile for TmP/n-type 
AlGaAs contacts after a 400C/150-hr annealing in untreated air ambient. The 
relatively high oxygen and impurity levels in the TmP layer probably are from the 
source materials that are typically 99.999% pure or less in the purity for all 
available sources. 
No sign of oxygen traps or accumulation at the interfaces or AlGaAs epi-
layers were observed in the depth profile. In fact, the oxygen concentration 
decreased at TmP/AlGaAs interface as can be seen in Fig. 59. For deposited 
contacts, the native oxide at the metal-AlGaAs interface is difficult to avoid 
especially for practical production contacts and devices. 
The formation of wide bandgap materials such as GaP (Eg = 2.26eV) 
during the TmP growth may be responsible for such a high barrier height 
although such formation is not observable or distinguishable in Fig. 59. The high 
barrier height may be attributed to the reduction of the effective doping density of 
n-AlGaAs during the growth if the Tm atoms tend to reside on group-III sites and 
act as acceptors in AlGaAs. Such a low leakage current density for epitaxial TmP 
Schottky contacts to n-type AlGaAs is an expected result indicating the excellent 
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Fig. 59. TOF-SIMS depth profile of TmP grown on n-type AlGaAs by MBE. 
 
4.7 TiWNx Schottky contacts to undoped LT-AlGaAs  
and AlAs materials  
LT-AlGaAs layers were grown at 300C and 350C on top of a channel 
layer and sandwiched by two high temperature (HT)-AlAs layers using MBE.  
Both the AlAs and AlGaAs epilayers were intentionally not doped for the initial 
interest in the fabrication of MISFET devices.  TiWNx contacts were deposited 
with the same procedures described in section 4.5.3, followed by annealing in a 
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windows through AlAs and LT-AlGaAs layers and then deposited right on top of 
the n-GaAs channel layer.  Metallization was carried out at 400C for 15 min in 
forming gas. 
Figs. 60 (a) and (b) show the current-voltage characteristics, along with 
the I-V characteristics of the ohmic contact, for TiWN contacts to LT-AlGaAs 
grown at 300C and 350C, respectively. Fairly good conduction was found for 
diodes under forward bias, while extremely low leakage currents, approaching 
the lower limit of the measurement equipment, were observed under reverse bias 
for both growth temperature cases.   
Typical leakage currents were in the range of 10 pA to 100 pA at room 
temperature.  The forward I-V curves in the low field region did not follow the 
Schottky diode equation or other models for tunneling junctions. 
TiWNx Schottky contacts to undoped LT-AlGaAs grown at 300C and to 
AlAs barriers which is grown beneath the LT-AlGaAs had almost identical I-V 
characteristics.  A slight difference in the I-V curves was found between the 
TiWNx/LT-AlGaAs(350C) and the TiWNx/AlAs systems, with the latter having a 
higher current than the former one at forward voltages higher than 1.5 V.  The 
interface roughness scattering [61] is thought to play an important role as the 
quality of AlAs grown on top of LT-AlGaAs will not be as perfect as the AlGaAs 
epitaxial layer. Fig. 61(a) shows the current/voltage2 versus 1/voltage 
characteristics, known as a Fowler-Nordheim (F-N) plot [59], for TiWNx Schottky 
contacts to undoped LT-AlGaAs and AlAs materials. Fowler – Nordheim tunneling 
has been studied extensively in metal-oxide-semiconductor (MOS) structures 




Fig. 60.  Current-voltage characteristics of TiWN Schottky contacts deposited on 
LT-AlGaAs with an Al composition of 30% grown at (a) 350C and (b) 300C. The 
insert shows the I-V curve resulting from electrical connections between two 
ohmic contacts. 
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where it has been shown to be the dominant current mechanism, especially for 
thick oxides [59]. 
At voltages higher than 1.0 V, region A in Fig, 61, the current transport 
through TiWNx Schottky contacts to LT-AlGaAs grown at 300C and 350C was 
found to be dominated by the F-N mechanism because of the good linear fit 
obtained in this region.  However, the current flowing in the TiWNx contacts to LT-
AlGaAs grown at 350C was approximately 2 orders of magnitude higher than 
that of the TiWNx contacts to LT-AlGaAs grown at 300C.  This difference of ~ 2 
orders of magnitude can be attributed to the high resistivity of LT-AlGaAs grown 
at 300C which is approximately 2 times higher than the resistivity of LT-AlGaAs 
grown at 350C. 
Fig. 61(b) shows the Log (I) versus voltage1/2 characteristics, known as a 
Frenkel-Poole (F-P) plot [60], for TiWNx Schottky contacts to AlAs and LT-AlGaAs.  
Frenkel-Poole emission was used to define the conduction process in insulators 
when carrier transport is due to field–enhanced thermal excitation of trapped 
electrons into the conduction band.  In the F-P plot, a linear fit is shown for TiWNx 
Schottky contacts to AlAs and LT-AlGaAs grown at 300C for the voltage range 
from 0.5 V to 2.0 V. However, for TiWNx Schottky contacts to AlAs and LT-AlGaAs 
grown at 350C, it is hard to define a linear region where the F-P mechanism 
dominates.  LT-AlGaAs grown at 300C is expected to have more defects (or 
traps) than AlGaAs grown at 350C; thus, these results directly support a 
mechanism involving the thermal excitation of electrons from traps into the 
conduction band of the insulator [57]. 
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Fig. 61. Determination of the current mechanism for TiWN contacts to LT-AlGaAs 
and TiWN contacts to AlAs grown at normal growth temperatures between 600C 
and 630C on top of LT-AlGaAs using (a) Fowler-Nordheim and (b) Frenkel-
Poole plots. 




In MESFET devices, reverse leakage currents of the gate Schottky diode 
are dominated by tunneling through the lowered energy barrier, due to image 
forces, between the metal/semiconductor interfaces.  The Schottky barrier 
heights can be enhanced by increasing the Al composition in the gate contact 
layers due to the increase in band gap energies. For deposited contacts, the 
MIGS model appears to be suitable and can be used to predict the barrier of 
metal/ AlxGa1-xAs interfaces. 
The low-power consumption operation at elevated temperatures cannot 
be achieved without the engineering of the buffer layers in GaAs-technology 
known as the “back-wall barrier.” Together with the “gate barrier engineering,” a 
reliable operation at 400C for GaAs-based electronics is feasible.  Grain 
boundaries serve as the sink of atoms and fast diffusion paths allowing reactions, 
contamination and electromigration to take place [47].There is no doubt that 
current transport through these defects will be much easier than that in the 
monocrystalline materials. Thus, to reduce or eliminate these easy current 
transports through defects, the contacts should be ultimately monocrystalline and 
epitaxial.  Thulium phosphide (TmP) has demonstrated excellent performance as 
a promising Schottky contact for high-temperature operations.  Other rare-earth 
compounds, i.e., arsinides and phosphides, having material properties similar to 
that of TmP, will be potential candidates for high-temperature applications. 
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HIGH TEMPERATURE ELECTRONIC DEVICES 
 
5.1 Device configuration 
Ion implantation has proved to be a successful method to achieve high 
resistivity layers for various fabrication steps in III-V semiconductor device 
technology [1]. High energy ion bombardment with light ions  hydrogen (H), 
helium (He), beryllium (Be), boron (B), nitrogen (N), and oxygen (O)  is a very 
attractive method to obtain interdevice electrical isolation for GaAs-based 
integrated circuits. The drawback accompanying such a high-energy process is 
that implantation-induced deep level defects can not be completely bleached and 
eliminated [2,3]. These defects are believed to be mobile at 520K [4,5] and will 
be potential leakage paths due to the imperfections that they cause inside the 
crystal. 
By appropriate selection of implant species, typical room temperature 
leakage currents between ohmic contacts isolated by proton (H) bombardment 
are in the 10-9A range. When characterizing the high temperature performance of 
gate contacts, the leakage from and between contact pads might be greater than 
that flowing through the gates inside the active region if the contact pads are not 
isolated. 
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In this dissertation, a novel approach for device isolation to eliminate 
almost any and all additional electrical contact and connection to the substrate 
was developed to overcome the deficiency of proton bombardment approach.  It 
is a hybrid technique that combines both mesa isolation and dielectric isolation 
using PECVD Si3N4 as the insulation layer and Cr or Ti/Au as the adhesion 
layers. Figs. 62(a) and (b) show the photographs of a device fabricated by the 
technique mentioned above with (a) before and (b) after gate metallization.  The 
device processing starts from a wet etching for mesa isolation, followed by 
deposition of Si3N4 using PECVD at 300C.  The dielectric strength in terms of 
the leakage current of the Si3N4 grown at 300C was characterized and found to 
be around 4 nA/m at 10V at 400C, indicating that the film quality was good and 
the leakage current was quite negligible for high temperature applications. 
The adhesion layers, either Ti/Au or chromium (Cr), having a thickness of 
3000Å, were deposited using sputtering.  Prior to the metallization, contact 
windows were opened using carbon tetraflouride (CF4) plasma etching at a 
power level of 50 W for which photolithography patterning of the device 
structures to create the contact window locations had been performed prior to the 
plasma etching.  Next, ohmic contacts consisting of Cu and Ge layers were 
sequentially deposited using e-beam evaporation. The mesa isolation region was 
left typically 30-50 m wider than the contact width for positioning the gates 
inside the spacing between the drain and source.  Without the extra spacing, it is 
very difficult to develop a 2 m gate having a trench depth of more than 1.5 m. 
It should be noted that gate adhesion metal runs from the insulating layer down 






















Fig. 62. Photographs of the heterojunction MESFETs; (a) before and (b) after the 
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 to the mesa which most likely forms a Schottky contact to the top semiconductor 
surface. Current flows directly between gate adhesion metals and the ohmic 
contacts. The device surface thus has an unguarded region that needs to be well 
defined.  A second wet etching was conducted to remove the unguarded region 
on the mesa. The two etch windows that run across the length of mesa were 
defined by photoresist and then the semiconductor materials were wet etched to 
the same depth as that of the mesa isolation. 
Figs. 63 (a) and (b) show the photographs near the center of active region 
before and after the second etching, respectively.  It is clear that the gates now 
are suspended between the trench and adhesion layers after the trench etching. 
The performance of the device due to this wet etching process is quite different 
than without the wet ecthing process.  The Id-Vds characteristics at 300C for 
representative GaAs-MESFETs are shown in Fig. 64(a) and (b), while the gate 
current Ig-Vds characteristics are shown in Fig. 65(a) and (b).  The early voltage 
breakdown seen in Fig. 64(a) in devices without the second etching is corrected 
by the deep trench etch which eliminates the gate leakage path to the substrate 
as evidenced by the I-V characteristics shown in Fig. 64(b).  The leakage and 
pinch-off characteristic are poor in devices without the second etching. 
 
5.2 Heterojunction MESFET and JFET 
5.2.1 Structure design 
The structures of heterojunction MESFET and JFET used in this 






























Fig. 63. Photographs for a heterojunction MESFET shown near the 










Fig. 64. Id -Vds characteristics at 300C for a representative GaAs-MESFET with 
(a) shallow trench separation and (b) deep trench separation. 
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Fig. 65. Ig -Vds characteristics at 300C for a representative GaAs-MESFET with 
(a) shallow trench separation and (b) deep trench separation. 
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Table 6. Profile of heterojunction field effect transistor structures with an AlAs 
buffer layer. 
 
iGaAs 10nm   
pAlGaAs 50nm C : 2x1018cm-3 30% Al 
nAlGaAs 100nm Si : 4x1017cm-3 30% Al 
nGaAs 150nm Si : 2x1017cm-3  
iGaAs 100nm   
iAlAs 300nm   
iGaAs 200nm  Buffer 
S.I. GaAs 300m  Substrate 
 
 
growth. Carbon was chosen as the p-type dopant because of its exceptional low 
diffusivity compared to other doping elements [6]. 
The device reliability may be improved if there is less intermixing between 
dopants and contact materials. For JFETs, the Zn/Au ohmic contacts with a 
thickness of 5 nm/150 nm were deposited onto p-type AlGaAs by sputtering.  
Annealing of this ohmic contact was carried out in a furnace under forming gas 
environment, together with the Cu/Ge ohmic contacts. The contact resistance 
was measured to be of the order of 0.5 mm by TLM for Zn/Au to p-type AlGaAs. 
For MESFETs, the Schottky gate contacts were deposited onto the n-type 
AlGaAs using sputtering. Fig. 66 shows the side-view of an as-finished 
heterojunction JFET and MESFET after completion of the process steps 
mentioned above. 
 























A. 100nm  AlGaAs : Si 3x1017 cm-3 
B.   50nm  AlGaAs : Zn 3x1018 cm-3 















100nm GaAs  Undoped 
100nm GaAs  Undoped 
300nm AlAs  Undoped 
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The JFET should have less reverse leakage current than that of the 
MESFET due to the higher built-in potential pn semiconductor junction gate 
barrier compared with the barrier height of the Schottky metal semiconductor 
junction of the MESFET.  The purpose of the AlAs epilayer is to reduce the 
substrate leakage current.  The undoped GaAs epilayer inserted in between the 
AlAs and the channel layer is found to improve the pinch-off characteristics at 
elevated temperatures [7]. 
 For comparison, a layer of n-type GaAs with a thickness of 100 nm and a 
doping density of 2.3x1017 cm-3 was grown on a semi-insulating (SI) GaAs 
substrate.  All processing steps were kept the same as those that had been 
applied to the HFET structure. 
 
5.2.2 Device performance 
5.2.2.1 Monolithic GaAs MESFET 
 Fig. 67 shows the Id versus Vds characteristics at room temperature, 
200C, and 300C, respectively, for a representative MESFET using Cu3Ge as 
the ohmic contacts and TiPtAu as the gate contacts.  The device showed severe 
degradation of the pinch-off characteristics.  The drain current on-off ratios at Vds  
= 5V, defined as the drain current at zero gate voltage divided by drain current at 
pinch-off (which is –4V in this case), decreased from 3x105 at room temperature 
to 30 at 200C, and then to ~ 5 at 300C.  The gate diode had a weak ability for 
carrier modulation at high temperatures because its Schottky barrier height is 
only 0.85 eV as characterized and measured from forward voltage I-V curves.   
The increased conductivity of the semi-insulating substrate at high temperatures  





Fig. 67.  Id- Vds characteristics for a representative GaAs-MESFET at 39C, 
200C, and 300C.  The MESFET devices measured were 2 m long and 100 
m-wide with the gate bias stepped from zero volts with a step size of -1.0 V. 
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also accounts for the high leakage currents and poor performance [3,8].  The 
total drain leakage at 300C is 1.46 mA for a 2 m long and 100 m wide gate 
length device at Vds = 5 V and Vgs = -4 V.  The Ids and Igs versus Vds 
characteristics are shown together in Fig. 68, from which a gate current of 667 
A was measured, which is almost half of the total drain leakage current.  Clearly 
this gate leakage current is one of the key components contributing to the total 
drain leakage current. 
 The measured gate current under reverse bias at 300C is ~two times that 
predicted by the Schottky diode equation [11].  This discrepancy can be ascribed 
to the barrier lowering effect caused by the highly concentrated field intensity at 
the edge of the gate as compared to the uniform field assumed in the 
calculations [11].  The drain leakage density at 300C for a 2 m long and 100 
m wide device is 1.5x10-5 A/m while the theory predicts a value of 1.0x10-5 
A/m.  Different substrates appear to have various deep level traps which 
contribute to the current transport at high temperatures [3].  Thus, the value of 
the activation energy, 0.75 eV, used in the calculations is an indication that the 
current transport in the substrate used in this study is possibly dominated by EL2 
trap centers [3].  The resistivity of substrate used in the calculation was 6x109 
cm; as the buffer layer grown by MBE might be of a higher quality compared 
with the semi-insulating substrate in terms of being higher resistivity so there is a 
possibility of the leakage current density being reduced accordingly. 
 
 








Fig. 68. Drain current, Ids-Vds and gate current, Igs-Vds characteristics for a 
representative GaAs-MESFET at 39C, 200C, and 300C.  The MESFET 
devices measured were 2 m long and 100 m-wide with Vds = 5 V and Vgs = -4 V. 
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5.2.2.2 Heterojunction MESFET and JFET 
Figs. 69 (a) and (b) show the Id versus Vgs characteristics of JFETs and 
MESFETs between 30C and 400C.  At room temperature, the drain current 
on/off ratio of the MESFET is ~ 5x105 while for the JFET it is ~ 1x104.  At 400C, 
the ratio degraded to ~ 10 for the JFET for the on current at Vgs= +1.0 V and ~15 
for the MESFET for the on current value at Vgs= +0.5 V.  As the temperature 
increased, the total drain leakage current, which consists of gate leakage and 
substrate leakage currents, increased exponentially.  The relatively poor on/off 
ratio at low temperatures might be caused by the interface scattering at the 
AlAs/i-GaAs and i-GaAs/n-GaAs interfaces where I stands for intrinsic (i.e., no) 
doping.  The pinch-off voltage depends on channel doping concentration and 
thickness.  Characteristics such as the fully open channel current, IF, pinch-off 
voltage, Vp, drain current, Ids, and transconductance, gm , as a function of gate-






















































Fig. 69. Id -Vgs characteristics at temperatures between 30C and 400C for (a) a 
heterojunction MESFET and (b) a heterojunction JFET. 
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where sat is the saturated electron drift velocity and g is the gate width.  In this 
structure, Nd and t were 2.5x10
17 cm-3 and 150 nm, respectively.  The saturated 
electron drift velocity is sat ~ 7 x 10
6 cm/sec, Vp was calculated as 3.9 V at room 
temperature by the formula (19). 
The threshold voltages determined as the zero current intercepts of the 
Id
1/2 versus Vgs characteristics were found to increase from –3.6 V at 35C for 
both devices to -6.5 V for the JFET, and -5.4 V for the MESFET, respectively, at 
400C as shown in Fig. 70. 
Figs. 71(a) and (b) show the temperature dependence of the gate diode 
characteristics between room temperature and 400C for the heterojunction 
MESFET and JFET, respectively.  At room temperature, the JFET had a gate 
turn-on voltage (defined as 1 mA/mm of gate current or 0.1mA for these 2 m 
long and 100 m wide devices) of 0.75 V with the turn-on voltage (also defined in 
the same way as the JFET above) of the MESFET being 0.93 V.  At 400C, the 
gate turn-on voltage of the JFET was 0.34 V while the MESFET had a turn-on 
voltage of 0.35 V.  At 400C, to obtain a gate current of 1.0 mA, the JFET and 
MESFET required a forward bias of ~ 0.7 V.  The gate diode characteristics in the 
reverse-bias region showed early breakdown for the MESFET and slightly better 
behavior for the JFET due to the differences between the Schottky barrier and p-
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Fig. 70. Threshold voltages for a representative heterojunction MESFET and a 
representative JFET at temperatures between 30C and 400C. 
 
The transconductance, gm, of the JFET and the MESFET as a function of 
temperature is shown in Fig. 72(a) and (b), respectively. The peak gm value was 
120 mS/mm for MESFET at room temperature while it was ~95 mS/mm for the 
JFET at room temperature. At 400C, the gate leakage became severe for both 
the MESFET and the JFET, and, therefore, poor charge modulation occurred.  
Thus, a decrease in transconductance was observed in both devices. This result  





Fig. 71. Temperature dependence of the gate diode characteristics from room 
temperature to 400C for (a) a heterojunction MESFET and (b) a heterojunction 
JFET. 
 




Fig. 72. The transconductance as a function of gate bias for (a) the heterojuction 
MESFET and (b) the heterojunction JFET at temperatures from room 
temperature to 400C.   
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is in agreement with the gate diode characteristics in which the gate leakage 
current of the MESFET is slightly larger than that of the JFET and becomes 
significant at temperatures above 350C. The gate and drain leakage currents, in 
general, cannot be modulated or directly controlled by the gate and/or drain 
voltages, thus leading to a reduction in the controllable charge modulation at high 
temperatures.  
 
5.2.3 Comparison between monolithic GaAs FETs and 
heterojunction FETs 
5.2.3.1 Effect of Schottky barrier height on leakage current 
The temperature dependence of the Id versus Vds characteristics for a 
representative heterojunction MESFET with gate dimensions of 2 x 100 m2 at 
300C, 350C, and 400C, are shown in Figs. 73(a), 74(a), and 75(a), 
respectively. Along with the Id-Vds plots, the Ids/Igs versus Vds characteristics at the 
pinch-off condition are shown shown in Figs. 73(b), 74(b), and 75(b), respectively. 
Comparing these results with GaAs MESFETs, the gate currents were 
dramatically reduced in heterojunction MESFETs because the gate barrier height 
measured by the forward I-V characteristic is 1.1 eV, which is 0.3 eV higher than 
that of the GaAs MESFET.  The measured gate current density for the GaAs 
MESFET is 6.8 A/m at 300C, while it is 8 A/m at 400C for heterojunction 
MESFET. The effect of gate leakage current on drain leakage has been 
discussed in Chapter 4 where the gate current density at 400C predicted by the 
Schottky emission current model is 1.2 A/m. The difference between the  





Fig. 73. Characteristics for a representative heterojunction MESFET at 300C 
demonstrated by (a) Id-Vds, and (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -4.0 V. 




Fig. 74. Characteristics for a representative heterojunction MESFET at 350C 
demonstrated by (a) Id-Vds, and (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -5.0 V. 
 




Fig. 75. Characteristics for a representative heterojunction MESFET at 400C 
demonstrated by (a) Id-Vds, and (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -5.0 V. 
187    
 
measured and predicted values is ascribed to the barrier lowering due to the 
concentrated field at the periphery of gate contact [3]. 
 
5.2.3.2 Effect of back-wall barrier on leakage currents 
In GaAs MESFETs, without back-wall barriers, the subthreshold drain 
leakage current at 300C has been shown to be dominated by the gate leakage 
current.  The substrate leakage becomes the dominant component of drain 
leakage currents at 350C as confirmed by the high temperature tests but not 
shown in the figures.  The drain leakage currents of heterojunction MESFETs, on 
the other hand, were found to be gate-leakage-dominated including at 400C.  
The conduction band offset between GaAs and AlAs is ~0.25 eV [10], and 
according to Fig. 39, the gate leakage currents will always dominate the total 
drain leakage currents for barrier heights less than 1.158 eV.  The subthreshold 
drain leakage current density at 400C is 5.6 A/m, which closely follows the 
value of 4.0 A/m predicted by the model.  Again, the emphasis on the increase 
in the Schottky barrier height in MESFET devices is extremely important for 
eliminating gate to drain leakage currents at elevated temperatures. 
 
5.2.3.3 MESFET and JFET 
 Figs. 76(a), 77(a), and 78(a) show the temperature dependence of the Id 
versus Vds characteristics for a representative heterojunction JFET at 300C, 
350C, and 400C, respectively.  Along with the Id-Vds plots, the Ids/Igs versus Vds 
characteristics at pinch-off conditions are shown in Figs. 76(b), 77(b), and 78(b),  





Fig. 76. Characteristics for a representative heterojunction JFET at 300C 
demonstrated by (a) Id -Vds, and (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -5.0 V. 
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Fig. 77. Characteristics for a representative heterojunction JFET at 350C 
demonstrated by (a) Id-Vds, and (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -6.0 V. 
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Fig. 78. Characteristics for a representative heterojunction JFET at 400C 
demonstrated by (a) Id-Vds, and  (b) Drain and gate currents at the pinch-off 
condition, which is equivalent to a gate voltage of -6.0 V. 
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respectively. Unlike the case for the MESFETs, the gate leakage currents in 
JFETs at temperatures above 300C are lower than those of drain leakage 
currents due to the higher built-in potential of the pn JFET gates compared with 
the Schotky barrier MESFET gates. 
Stated another way, the p-n junction underneath the gate contact metal for 
JFETs is less conductive at high temperatures than the Schottky barrier junction 
underneath the gate contact metal for MESFETs. Table 7 shows that, for 
temperatures between 300C and 400C, the MESFETs have better pinch-off 
characteristics than the JFETs do.  This situation with respect to the pinch-off 
characteristics can be understood by examining the structure design in Section 
5.2.  The built-in potential of the AlGaAs p-n junction is ~ 0.75 eV corresponding 
to the turn-on voltage of the gate diode.  This value is apparently too low 
compared to the theoretical value, ~1.4 eV, for the doping concentrations given in 
Table 7 [11]. The lack of a sharp transition in thickness or doping concentration, 
or higher doping level than the nominal value at the interface [11], are thought to 
be responsible for such a low built-in potential. The peak transconductance of the 
JFET is inferior to the peak transconductance of the MESFET because of the 
excess capacitance associated with the JFET since gm has a inverse 
dependence on capacitance [53]. 
In Fig. 79, the gm of the MESFET appears to degrade faster than that of 
the JFET as the temperature increases from room temperature to 400C. From 
the gate leakage in Table 7, it is reasonable to attribute the difference to the 
lower gate leakage currents, and therefore, better charge modulation, of the pn  
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Table 7. Gate leakage currents and drain leakage currents at temperatures of 





















300C 76.8 90 173 151 
350C 240 261 269 303 
400C 677 558 531 862 
 
 




It is important that the pad metals have to be isolated from the substrate 
by a dielectric layer otherwise an additional leakage path through the pads at 
high temperatures will occur. Cr, Ti, and Pt have good adhesion when contacted 
to Si3N4 and CuGe-based ohmic contacts and thus can be used to prevent the 
delamination of the pad metals. The viability of heterojunction MESFET and 
JFET devices operating at 400C have been demonstrated in this dissertation.  
Two key factors contributing to the reduction of drain leakage currents were the  
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Fig. 79. Peak transconductance of a representative heterojunction MESFET and 
JFET at temperatures from 25C to 400C. 
 
use of a high resistivity, undoped AlAs buffer layer and a wide band-gap AlGaAs 
material as the gate contacting layer. 
Structure design in MESFET and JFET technologies for high-temperature 
applications needs to include the back-wall barriers such as undoped AlAs and 
AlGaAs, etc., which are necessary, otherwise, device performance will severely 
degrade at elevated temperatures, not only because of gate leakage but also 
because of the substrate leakage. 
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5.3 Pseudomorphic-high electron mobility 
transistors (p-HEMTs) 
5.3.1 Introduction 
When two semiconductor materials with different band-gaps are joined 
together to form a heterojunction, discontinuities in both the conduction- and 
valence-band edges occur at the heterointerface [52]. As shown in Fig. 80, the 
conduction band diagram of a GaAs-based pseudomorphic-HEMT (p-HEMT), the 
wide band-gap material, for example, AlGaAs, is doped n-type.  The added donor 
charges bend the band edges and create a triangular potential well [53] in the 
conduction-band edge of the lower band-gap material, for example, InGaAs. 
Electrons accumulate in this well and form a sheet of charge analogous to the 
inversion layer in metal-oxide-semiconductor (MOS) structure.  Due to the narrow 
potential energy well, the carrier energies are quantized perpendicular to the 
interface while free movement parallel to the interface is maintained [1]. The 
thickness of the channel is typically only 10 nm, which is much smaller than the 
de Brogile wavelength of the electrons in this material [1]. The channel of the 
hetero-FET (HFET) is referred to as a two-dimensional electron gas (2DEG) due 
to the quantized nature of the allowed energy levels in the channel [53].  In 
addition, by proper and judicious design, the physical separation of the electrons 
from the dopant impurities reduces the impurity scattering and, therefore,  
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Fig. 80. Conduction band profile for a -doped p-HEMT with backside doping 
layer.  Delta-doping, also referred to as pulse, atomic layer or spike doping, 
consists of growth interruption, and the incorporation of a doping layer of 
density  > 1 x 10 13 cm -2 [44,45]. 
 
enhances the mobility as well as the effective velocity of electrons under the 
influence of an electric field [1]. 
The charge control in the HFET is defined as the behavior of the charge in 
the device as a function of an externally applied field from the gate electrode.  
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where dd is the AlGaAs donor-layer thickness and di is the AlGaAs spacer-layer 
thickness. 
The threshold voltage for a planar doped HFET structure is given by [12] 
 
where b is the metal barrier height, Ec is conduction-band discontinuity 
between AlGaAs and InGaAs, dd is the distance between the metal gate and the 
doped plane and Nd is the surface concentration of donors in doped plane.  The 
values of b,  Ec,  dd, and Nd for this particular p-HEMT (or HFET) structure are 
1.0 eV, 0.2 eV, 50 nm, and 3.49 x 1012 cm-2, respectively. 
The suitability for high-temperature operation of a p-HEMT device has not 
been explored except in one report [42]. The near room temperature properties 
of a low band-gap InGaAs channel layer have been investigated [13].  The high-
gain and high-speed nature of an InGaAs channel p-HEMT draws most of the 
interest [13]. 
 
5.3.2 Structure design 
The p-HEMT typically consists of n-GaAs contact layer, n-AlGaAs carrier 
supply layer, i-AlGaAs spacer, i-InGaAs channel layer, i-GaAs insert layer, i-
AlGaAs backside spacer, n-AlGaAs backside doping layer, and i-AlGaAs buffer 
layers.  The Al composition was kept to less than 25% to avoid the effect from DX 
centers which are deep-level defects that can trap carriers and are detrimental 
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Detailed layer structure, including layer sequence, thickness, doping 
concentration, and composition are listed in Table 8. 
In MBE grown layers, after growing a thin undoped spacer, the Si flux is 
turned on for monolayer coverage [14]. It is possible to make ~90% activation of 
the Si doping at growth temperatures around 630C [14]. The breakdown 
voltages are higher because the gate is on the undoped AlGaAs and located 
away from the donors. 
For high-temperature operation, the p-HEMT structure is favored for 
several reasons: 
(i). The n+ GaAs layer reduces the contact resistance. 
(ii). The gate ohmic metal will contact to the undoped AlGaAs layer thus 
the barrier height should be increased compared to the gate ohmic 
metal contacting the GaAs. 
(iii). The back-wall barriers consisting of up to 25% of undoped AlGaAs 
materials are grown underneath the channel. 
 
5.3.3 Device performance 
Fig. 81 shows the rocking curve XRD spectra of the measured and 
modeled results of the GaAs-pHEMT with the same profile listed in Table 8. The 
simulated layer thickness and composition of some of the significant layers are 
given in the last column in Table 8. The Al and In compositions are also verified 
using photoreflectance characterization [47] in which the resulting spectra 
correspond to transitions in the materials thus yielding the band-gap energies 
and the compositions. For the same composition range as the XRD data, a value 
198    
 
Table 8. Detailed structure of a p-HEMT for high-temperature operation 
 
Material Thickness Doping 
Level 
Composition Simulated RC-XRD 
data 
N+GaAs 50nm Si : 
6x1018cm-3 
 48.52nm 
iAlGaAs 50nm undoped 25% Al 50.18nm/26.9% Al 
Delt 
dope 
    
iAlGaAs 2nm undoped 25% Al  
iInGaAs 14nm undoped 20% In 13.03nm/20.85% In 
iGaAs 2.5nm undoped  2.17nm 
iAlGaAs 3nm undoped 25% Al  
nAlGaAs 2.5nm Si : 
6x1018cm-3 
25% Al  
47.38nm/26.9% Al 
iAlGaAs 30nm undoped 25% Al  
iAlGaAs 30nm undoped 0~25% Al  
iGaAs 300nm undoped   
S.I. 
GaAs 
400m  Substrate  
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Fig. 81. Rocking-curve XRD results for a p-HEMT structure. The sharp peak on 
the diffraction spectrum comes from the GaAs substrate. The broad peak next to 
the sharp peak is from the AlGaAs, while the other broad peak on the left is the 
InGaAs peak that is well defined and separated from the GaAs peak. 
 
of 25 2% was obtained for aluminum in AlGaAs, while a value of 20  1% for 
indium in InGaAs was obtained using photoreflectance characterization, 
respectively. 
Fig. 82 shows the transconductance and Ids as a function of gate voltage 
at room temperature. A peak transconductance of 350 mS/mm at Vds = 1.0 V was 
achieved using Cu3Ge ohmic contacts to a p-HEMT having a 2-m gate length. A 
typical gm for 0.1 m technology using AuGeNi ohmic contacts is ~700 mS/mm 
[15] for p-HEMTs fabricated with the same structure. 




Fig. 82. Transconductance and drain current versus gate voltage data obtained in 
this dissertation work for a representative pseudomorphic-HEMT at room 
temperature. 
 
The peak transconductance corresponds to the onset of the parallel 
conduction in the carrier supply layer, and drops beyond this point [48]. The 
backside uniform doping in the AlGaAs layer, which lies below the channel, gives 
a wider transconductance curve, ranging from –0.5 V to ~ 1.0 V gate voltage, 
compared to that obtained from single-plane doping structures which tend to 
have a narrow transconductance curve [16]. 
Some of the devices with shorter drain-source spacing have peak gm 
values as high as 400 mS/mm, but the pinch-off characteristics are not as hard 
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as compared with the devices shown in Fig. 82. The TiPtAu Schottky contacts to 
undoped Al0.25Ga0.75As have a barrier height of ~ 1.0 eV as determined from 
forward I-V curves. Thus, the high temperature behavior in terms of leakage 
current will be presumably gate leakage dominated for temperatures higher than 
approximately 350C. However, the TiPtAu contacts are unstable at temperature 
above 250C [54,55]. Thus a different gate metallization scheme is needed. 
The Id versus Vds characteristics for a 100 m-wide device at room 
temperature, 200C, 300C, and 400C are shown in Figs. 83 (a), (b), (c), and (d).  
A decrease in peak saturation current is the consequence of the mobility of 
electrons in the InGaAs channel decreasing with respect to the increase in 
temperature. Also, the devices had poor pinch-off characteristics at temperatures 
higher than 300C. 
Fig. 84 shows the transconductance-gate voltage characteristics at 
temperatures between 25C to 400C. The extracted peak transconductances at 
temperatures between room temperature and 400C are also shown in the insert.  
The transconductance decreased about 38% when the temperature increased 
from 25C to 200C. The slow transition between 200C and 300C is caused by 
the additional thermally generated current underneath the channel. The total 
drain current, which was expected to decrease due to the mobility change at high 
temperatures, did not decrease much as can be seen in Figs. 83 (b) and (c) 
because the electrons were able to overcome the back barrier and drop into the 
channel thus contributing a leakage current to the total drain current.  At 
temperatures higher than 300C, electrons can no longer be well confined in the  






Fig. 83. Id-Vds characteristics of a representative p-HEMT at (a) 25C, (b) 200C, 
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channel, which together with the increased parallel conduction in the carrier 
supply layer, results in the transconductance degrading faster than T-1. 
The drain leakage currents were found to be exceptionally high and 
almost as leaky as the monolithic GaAs MESFET without the back-wall barrier.  
The measured gate current density was slightly lower than the expected value of 
1.57 x 10-4 A/m.   
The undoped AlGaAs layer may be responsible for the reduction in gate 
leakage current density due to the lack of DX centers. Under these conditions at 
high temperature, the device has lost the ability to effectively modulate the 
carriers because of the parallel conduction in the carrier supply layer.  Increasing 
the separation between the doping plane and gate contact and lowering the 
doping density might help to improve this characteristic; however the tradeoff is 
between the transconductance and the breakdown voltage – attempts to raise 
the transconductance will, most probably, result in a decrease in the breakdown 
voltage. 
 
5.3.4 Leakage current density in 
pseudomorphic-HEMT 
For distinguishing the dominant leakage current source, the Id and Ig 
versus drain voltage characteristics at 300C, 350C, and 400C are plotted 
together and shown in Fig. 85. The maximum drain leakage currents at Vds= 1.5 
V and Vgs= -0.8 V at 300C, 350C, and 400C are 1.01 mA, 3.08 mA, and 6.66 
mA, respectively, while the corresponding gate reverse leakage currents are 856 
A, 2.93 mA, and 6.85 mA, respectively (see Table 9). It is very clear that the  
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Table 9. Subthreshold characteristics of a p-HEMT at 300C, 350C, 
and 400C. 
Temperature Id at Vgs = -0.8V Ig at Vds = 1.5V 
300C 1.01mA 856A 
350C 3.08mA 2.93mA 
400C 6.66mA 6.85mA 
 
 
leakage current dominates the reverse gate current at high temperatures due to 
the relatively low Schottky barrier height of the TiPtAu gate and possible 
reactions taking place between the TiPtAu and the semiconductor at high 
temperatures. As can be seen from Fig. 85(a), the gate leakage current is the 
dominant current, including for the drain leakage current contribution, at high  
temperatures of 300C and above. To address the strategy of structure design for 
p-HEMTs for high-temperature operation, a few of the layers for the profile in 
Table 8 need to be changed and modified: 
1. The backside doping used to broaden the transconductance-Vgs curve 
has to be removed because it provides an additional leakage path to the channel 
at high temperatures. 
2. Incorporation of a high Al-containing layer underneath the channel layer, 
most likely under the backside spacer to reduce the transport of thermally 
generated leakage current.  This is analogous to the concept of semiconductor-
on-insulator for eliminating substrate leakage currents. 
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Fig. 85. Temperature dependent leakage currents for a representative p-HEMT at 
elevated temperatures demonstrated by (a) Gate and drain leakage currents 
measured at the pinch-off point, which is equivalent to a gate voltage of -1.0 V, 
and (b) Igs-Vds characteristics at a gate voltage of -1.0 V at temperatures from 
25C to 400C. 
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3. Increasing the separation between the doping plane and gate contact 
and lowering the doping density might help to improve the breakdown 
characteristic but the tradeoff is a lower transconductance in return for higher 
breakdown voltage. 
Fundamentally, the confinement of carriers changes with position along 
the channel [11] of a HEMT. Fig. 86 shows the variation of the conduction band 
edge along the channel at positions (a) near the source end and (b) near the 
drain end at room temperature. The carrier confinement is generally better near 
the source end than the drain end because of the varying electrical field in the 
channel of the device. Such a carrier confinement will be reduced even more at 
high temperature due to the band-gap lowering as the band gap energy 
decreases with increasing temperature [46]. Up to this date, there is no solution 
to prevent the parallel conduction in the carrier supply layer without sacrificing 
the device performance such as transconductance, output power, etc. 
 
5.3.5 Summary 
The performance of p-HEMTs is superior to any other device in terms of 
the transconductance.  For high-temperature applications, p-HEMTs become 
leaky at high temperature because of the parallel conduction and buffer design. 
The gate diode performs better when contacted to the undoped AlGaAs layer, 
which is beneficial in designing a structure for high temperature operation. 
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Fig. 86.  Variation of conduction band edge along the channel of the device [11]: 
(a) near source end - good confinement and 
(b) near drain end – reduced confinement 
 
 
5.4 Heterojunction MESFET fabricated with Al0.3Ga0.7As gate 
contact layer and buffer layer grown 
at low temperatures (LT) 
5.4.1 Characterization of LT- Al0.3Ga0.7As materials 
Fig. 87 shows the X-ray analysis results for Al0.3Ga0.7As grown at 300C 
and 350C in which both samples have experienced in-situ annealing at 630C  
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Fig. 87. XRD patterns for LT-AlGaAs materials grown at 350C and 300C.  
Only the (004) peaks of AlAs and GaAs from K1 radiation were collected. 
 
for 15 min.  From this point on, the sample designation E9231 will be used for the 
wafer with the LT-AlGaAs grown at 350C and the sample designation E9232 for 
the wafer grown at 300C. At the step size of 0.001 degree per second, the AlAs 
(004) peaks are also observed in the graph. No arsenic (As)-precipitate related 
peaks were detected for either wafer. This indicates the high level of growth 
quality because, if such peaks existed, the As precipitate related peaks are under 
the resolution limit of the XRD spectrum. The (004) peak of Al0.3Ga0.7As grown at 
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300C shifts 0.0175 towards a smaller angle with respect to that grown at 350C 
which also may be within the growth reproducibility/uniformity tolerances. 
The X-ray spectra for the 350C-grown and the 300C-grown Al0.3Ga0.7As 
samples are, in almost every respect, identical as can be seen from Fig. 87. If 
there are any discrepancies, these discrepancies may be from the compositional 
differences between two samples since the run-to-run uniformity is ~ 2%. 
Fig. 88 shows 18K- photoluminescence (PL) spectrum of the Al0.3Ga0.7As 
grown at 300C ( line A ) and grown at 630C ( line B ). For comparison, the 
spectrum of AlxGa1-xAs ( x = 0.165 ) grown at 630C is shown as line C. The 
center energy of the emission from the LT- Al0.3Ga0.7As is at 1974.3 meV and the 
FWHM is found to be 23 meV.  This is an indication that the Al0.3Ga0.7As is of 
good quality and can be grown at temperatures as low as 300C. This also 
explains the peak shift in the XRD analysis in Fig. 87.  
The difference in lattice constants of the two LT- Al0.3Ga0.7As samples is 
found to be 0.025% due to the difference in Al composition. The Ga and Al 
incorporation at both regular and low growth temperatures was 100% because 
the desorption rate of both atoms was negligible within this temperature range. 
The atomic compositions of Al and Ga should be the same for HT- and LT- 
Al0.3Ga0.7As. Therefore, most likely, there is an appreciable shift in the 
stoichiometry or inhomogeneous high Al-containing AlGaAs in the LT-AlGaAs that 
affected the optical properties and caused a blue-shift in the PL spectrum. The 
samples were etched down until the LT-Al0.3Ga0.7As was exposed and surface 
morphology analysis using AFM could be performed. Figs. 89(a) to (d) show that  




Fig. 88.  18K-PL spectrum of AlxGa1-xAs (x = 0.3) grown at 300C ( line A ) and  
630C ( line B ).  For comparison, the spectrum of AlxGa1-xAs ( x = 0.165 ) grown 
at 630C is shown as line C. 
 
the LT- Al0.3Ga0.7As has precipitates with an average size of 0.5m and 
agglomerated as bands (of small islands). EDX mapping analysis shows a high 
As concentration in the region of precipitates. The observation is similar to what 
has been seen by Smith et al. [17,18] and is one of the mechanisms responsible 
for the high resistance after annealing [17-27]. 
 
5.4.2 Structure design 
The two LT-Al0.3Ga0.7As layers used in this dissertation work had a two-
fold purpose. The LT layer (lower) under the n-type GaAs channel layer serves 





















Fig. 89.  AFM photographs for (a) GaAs capping layer, (b) upper LT-AlGaAs, (c) 
n-GaAs channel layer, and (d) Lower LT-AlGaAs in a MESFET structure 
consisting of LT-AlGaAs and AlAs materials. Upper refers to the layer grown 
above the channel, while lower is used for the layer below the channel. 
(a) (b) 
(c) (d) 
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as backside barrier, and the LT layer (upper) on top of channel layer was used to 
improve the gate diode performance because of its high resistance and, thus, low 
leakage current at high temperatures. Two growth temperatures, 300C and 
350C were used in an attempt to study the effects of the LT-AlGaAs. Table 10 
lists the layer sequence for this heterojunction MESFET using LT-AlGaAs. The 
AlAs barrier layers prevent the out-diffusion of As from the LT-AlGaAs so that the 
high temperature performance properties of the channel and the gate are 




Table 10.  The detailed profile of the heterojunction MESFET using LT-AlGaAs as 
gate contacting and buffer layers.  AlAs layers were used as diffusion barriers. 
 
Material Composition Doping  Level Thickness 
iGaAs  Unintentional doped 10nm 
AlAs   10nm 
LT-AlGaAs 30% Al  100nm 
AlAs   10nm 
nGaAs  Nd=3x10
17 cm-3 100nm 
iGaAs  Unintentional doped 3nm 
AlAs   20nm 
LT-AlGaAs 30% Al  200nm 
iGaAs  Unintentional doped 50nm 
GaAs Substrate  Semi-insulating 450m 
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5.4.3 Device performance 
Figs. 90(a) and (b) show the Id versus Vgs characteristics at temperatures 
from 25C and 400C for devices made on wafers E9231 and E9232. The pinch-
off characteristics at 25C and at higher temperatures for devices made on 
E9232 were always better than those on E9231. For example, the current on/off 
ratio at 25C was improved dramatically from ~4x104 to ~3x107 when the growth 
temperature of LT-AlGaAs was lowered from 350C to 300C. However, no 
significant improvement of the device performance in terms of drain current 
on/off ratio at 400C was found for devices made on either E9231 or E9232. The 
ratio was found to be ~6 at 400C for both devices. A detailed analysis of the 
current on/off ratio at high temperature will be given in Section 5.5. The pinch-off 
voltages of these devices were found to be higher than that calculated by Eq. 23 
because of the IR drops on the gate diode. 
Figs. 91 and 92 show I-V characteristics of the gate diodes at tempera-
tures from 25C and 400C for devices fabricated on wafers E9231 and E9232, 
respectively. Diodes fabricated on wafers E9231 and E9232 have similar 
performance. From the linear I-V plot, the turn-on voltage at each temperature 
(defined as 1 mA/mm of gate current or 0.1 mA for these 2 x 100 m2 devices) 
can be extracted. Table 11 lists the respective turn-on voltage at temperatures 
between 25C to 400C for devices on both wafers. The high-temperature 
behavior of TiPtAu gate metal to LT-AlGaAs grown at 300C and 350C is quite 
similar to each other so the turn-on voltages are almost identical in both cases.  
However, since the AlGaAs grown at 300C has higher resistance than that  






Fig. 90. Id-Vgs characteristics at temperatures from 25C to 400C for MESFET 
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Fig. 91. Current-voltage characteristics at temperatures between 25C to 400C 
in (a) linear and (b) log scale of a representative gate diode fabricated on LT-
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Fig. 92. Current-voltage characteristics at temperatures from 25C to 400C in (a) 
linear and (b) log scale of a representative gate diode fabricated on LT-AlGaAs 
grown at 300C. 
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Table 11. Gate turn-on voltages and reverse currents at temperatures from 25C 















25C 2.4V 190pA 2.4 V 35pA 
100C 1.95V 4.7nA 2.0 V 1.15nA 
200C 1.25 V 230nA 1.3 V 113nA 
300C 0.6 V 68.4A 0.6 V 67.0A 
400C 0.3 V 89.0A 0.3 V 45.4A 
* Measured at –5.0V 
 
grown at 350C, as can be seen from the average sheet resistivity specified in 
the first row in Table 11, the reverse leakage current measured at – 5.0 volts for 
the gate diodes on wafer E9232 is always less than the reverse leakage current 
measured on wafer E9231. 
Originally, if the resistivity of LT-AlGaAs epilayer is sufficient to achieve 
true metal-insulator-semiconductor (MIS) like gate characteristics, the structure 
usedin this dissertation provides a certain possibility for realizng a MIS field effect 
transistor (MISFET) using LT-AlGaAs as the gate insulator. The characteristics of 
the gate “diode” have to be determined in order to verify the carrier transport 
mechanism. There are potentially several mechanisms that can dominate the 
carrier transport in metal-insulator-semiconductor systems. Besides the Schottky 
emission, which has been mentioned in Chapter 4, Frenkel-Poole (FP) [28] and 
Fowler-Nordheim (FN) [29] mechanisms are commonly seen in insula-
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tor/semiconductor interfaces. To aid in identifying each mechanism, the current-
voltage characteristics at constant temperature can be plotted as current/voltage2 
versus 1/V for FN and Log (I) versus V1/2 for FP. If there appears to be a linear fit 
in the form of a Log (I) versus V1/2 plot, the current transport is mainly through the 
Frenkel-Poole mechanism.  If the linear fit is better for the current/voltage2 versus 
1/V plot, the Fowler-Nordheim mechanism dominates. For thermionic emission, 
the mechanism can be verified using thermal activation measurements of the 
saturation currents as a function of temperature. 
Figs. 93(a) and (b) show the I-V characteristics, current/voltage2 versus 
1/V and (b) Log (I) versus V1/2, for diodes made from TiPtAu/LT-Al0.3Ga0.7As 
grown at 350C and grown at 300C, respectively. In Fig. 93(a), diodes made 
from TiPtAu/LT-Al0.3Ga0.7As grown at 350C had a linear part, region A, at the 
high-field region, indicating the FN mechanism.  This linear region extended to a 
voltage of 0.5 V and showed a change in slope at the lower field region.  The FN 
mechanism seems to be favored because the thickness of LT-AlGaAs was 
relatively thick (100 nm) so that it was necessary to apply high voltages to the 
system to reduce the barrier width to a sufficiently small value in order to observe 
the Fowler-Nordheim type of tunneling effect [29]. 
The FN plot also shows that diodes made by TiPtAu/LT-Al0.3Ga0.7As grown 
at 300C had a small linear part of the curve for voltages higher than 2V. The FN 
mechanism appears to not be the dominant current transport mechanism for the 
diodes made from TiPtAu/LT-Al0.3Ga0.7As grown at 300C. The FP plot, the Log (I) 
versus V1/2 plot, for diodes made by TiPtAu/LT- Al0.3Ga0.7As grown at 350C and  






Fig. 93. Determination of carrier transport mechanisms for TiPtAu contacts to LT-
AlGaAs materials grown at 300C and 350C, respectively, using (a) Fowler-
Nordheim and (b) Frenkel-Poole plots. 
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grown at 300C, respectively, are shown in Fig. 93(b). It was difficult to say if 
curve for the LT- Al0.3Ga0.7As grown at 300C fits the equation well. However the 
curve did fit quite well for Al0.3Ga0.7As grown at 350C for the voltage range from 
0.5 V to 2.0 V. This fit supports a mechanism involving the thermal excitation of 
electrons from traps into the conduction band of the insulator [28]. 
Fig. 94 shows the saturation currents versus the reciprocal temperature 





Fig. 94.  Activation energy measurements for the saturation current of TiPtAu 
Schottky contacts to LT-AlGaAs materials grown at 300C and 350C, 
respectively. 
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300C, respectively. The excellent linear relationship in both cases indicates that 
the gate currents were mainly dominated by thermionic emission so that the 
devices here behave as MESFETs instead of MISFETs. 
 
5.4.4 Comparison between monolithic GaAs FETs and HFETs 
5.4.4.1 Reduction in gate leakage currents 
There are two effective ways which have been proven to reduce gate 
leakage currents at high temperatures in this study: First, applying wide band-
gap materials such AlGaAs to replace GaAs.  Second, the use of p-AlGaAs on 
top of n-AlGaAs to make JFET structures. 
Figs. 95 and 96 show the Id/Ig versus Vds curves at 300C and 400C, 
respectively, for MESFETs fabricated with LT-AlGaAs grown at 350C having a 
gate length of 2 m. Even at 400C, the gate leakage current density, 9x10-7 
A/m at Vds= 3 V and Vgs= -7 V, was extremely low. According to the calculations 
in Chapter 4, a calculated barrier height of 1.33 eV is needed to make the gate 
leakage current density reach such a small value. However, many attempts to 
precisely characterize the barrier height of the Schottky diodes failed to give a 
number close to 1.33 eV. From the Log (I) vs. V plot, values greater than 2.0 eV 
were obtained, but the ideality factors were much greater than unity. If the turn-on 
voltage is defined as the voltage to give a 1mA/mm current, then the typical value 
for the turn-on voltage is around 2.4 V for these MESFETs. The 1/C2 versus 
voltage characteristics resulted in a much higher built-in potential and, thus, 
barrier height for the gate diode. Because, in the low field region, the linearity in  




Fig. 95. Current-voltage characteristics at 300C demonstrated by (a) Id-Vds, and 
(b) drain and gate leakage currents at pinch-off at an equivalent gate voltage of -
7.0 V, for a representative MESFET fabricated with LT-AlGaAs grown at 350C. 
 




Fig. 96. Current-voltages characteristics at 400C demonstrated by (a) Id-Vds, and 
(b) drain and gate leakage currents at pinch-off at an equivalent gate voltage of -
8.0 V, for a representative MESFET fabricated with LT-AlGaAs grown at 350C.  
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the 1/C2 versus voltage plot does not fit very well, it is difficult to make a precise 
determination of the barrier height. This lack of a good fit is believed to be 
associated with the defect states in low-temperature grown AlGaAs. It is further 
believed that the barrier height for metal contacts to LT-AlGaAs is so high 
because of extremely low saturation current measured from the gate diode at 
room temperature, that, even with the existence of defect states, the total 
leakage current remains low. 
MESFETs fabricated with LT-AlGaAs grown at 300C had similar results 
as can be seen in Figs. 97 and 98 which show the Id/Ig versus Vds curves at 
300C and 400C, respectively. The major difference between the two LT-AlGaAs 
cases was the gate leakage currents at temperatures from 25C and 400C. 
The leakage currents were always higher in the devices fabricated with 
the LT-AlGaAs grown at 350C due to the lower resistivity compared with the 
leakage currents for the LT-AlGaAs grown at 300C. 
The total drain leakage currents for MESFETs fabricated with LT-AlGaAs 
grown at 300C were found to be higher than those fabricated with LT-AlGaAs 
grown at 350C; this result makes sense and is quite reasonable due to higher 
defects for materials grown at lower temperature. The effect of interface 
roughness scattering on pinch-off characteristics has been noticed as the gate 
pinch-off voltage changed from -7.0 V for devices fabricated with LT-AlGaAs 
grown at 300C to –8.0 V for devices fabricated with LT-AlGaAs grown at 350C.  
In reviewing the profile in Table 10, an AlAs layer grown under normal conditions 
inserted between the n-GaAs channel layer and LT-AlGaAs buffer layer is  
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Fig. 97. Current-voltages characteristics at 300C demonstrated by (a) Id-Vds, and 
(b) drain and gate leakage currents at pinch-off, at an equivalent gate voltage of -
6.0 V, for a representative MESFET fabricated with LT-AlGaAs grown at 300C 
as the gate contacting and buffer layers.  
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Fig. 98. Current-voltages characteristics at 400C demonstrated by (a) Id-Vds 
characteristics, and (b) drain and gate leakage currents at pinch-off, at an 
equivalent gate voltage of -7.0 V, for a representative MESFET fabricated with 
LT-AlGaAs grown at 300C as the gate contacting and buffer layers. 
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thought to prevent point defects in LT-material from propagating to the channel 
[30]. Therefore the interface scattering plays a less significant role in affecting the 
device characteristics at high temperatures. However, based on I-V characteri-
zation results, it is necessary to optimize the material properties of AlAs and LT-
material such as the thickness of AlAs, the growth temperature of LT-AlGaAs, 
and the composition of LT-material to further reduce the leakage currents. 
Contrary to the conductivity of LT-AlGaAs that has been shown to be lower at 
lower growth temperatures, interface scattering may be very severe in the 
devices with LT-AlGaAs grown at 300C due to the relatively poor crystal quality 
[46]. Table 12 lists the gate leakage and drain leakage currents for all of the 
structures studied in this dissertation. The width of the devices was 100 m and 
the gate length was 2 m for all devices in this dissertation work. 
 
Table 12. Comparison between gate and drain leakage currents in different 
structures at elevated temperatures. 
 
 Gate Contact Layer Buffer Layer 
Gate Leakage Current, 
Ig ( x10
-6
 A ) 
Drain Leakage Current, 
Idsub( x10
-6
 A ) 
GaAs MESFET n-GaAs SI-GaAs 
667* 1460* 
Heterojunction MESFET n-Al0.3Ga0.7As AlAs 
677 558 
Heterojunction HJFET p-Al0.3Ga0.7As/ n-Al0.3Ga0.7As AlAs 
531 862 
HMESFET-E9231 LT- Al0.3Ga0.7As @350C LT- Al0.3Ga0.7As @350C 
114 560 
HMESFET-E9232 LT- Al0.3Ga0.7As @ 300C LT- Al0.3Ga0.7As @ 300C 
92.1 617 
*Measured at 300C, all others, measured at 400C. 
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Using wide band-gap materials such as AlGaAs grown at normal temperatures, 
instead of GaAs, as the gate contact layers, was found to reduce gate leakage 
currents of the heterojunction MESFETs at 300C by a factor of 8. The gate 
leakage in heterojunction MESFETs investigated in this dissertation at 400C is 
slightly higher than that of monolithic GaAs MESFETs at 300C. This difference is 
attributed to the improved barrier height in heterojunction MESFET.  
The gate current can be further reduced when the high-temperature HT-
AlGaAs is replaced by LT-AlGaAs. A reduction factor greater than seven was 
achieved if the LT-AlGaAs was grown at 300C, while it was ~ six for the LT-
AlGaAs grown at 350C.  The high resistance of the LT-AlGaAs materials after 
annealing appears to have been responsible for such low gate leakage currents. 
The smaller gate leakage current in the heterojunction JFET as compared 
with that in the heterojunction MESFET device is ascribed to the higher built-in 
potential of the gate pn junction for the heterojunction JFET structure. The 
performance of heterojunction JFETs in this study was not significantly improved 
because the built-in potential was much lower than the target value.  This lower 
than expected built-in potential may possibly be due to the defects at the n-
AlGaAs/p-AlGaAs interface resulting from the MOCVD growth. However, the 
carrier modulation in the heterojunction JFET is not as efficient as that in the 
heterojunction MESFET due to the additional gate capacitance (~400 pF for the 
heterojunction JFET versus 27 pF for the heterojunction MESFET). 
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5.4.4.2 Reduction in subthreshold drain leakage currents 
The subthreshold drain leakage currents consist of substrate and gate 
leakage currents and the transition where one is dominant over the other 
depends on the barrier height and back-wall barrier layers, respectively. If 50% of 
the gate current contributes to the total drain leakage current, then, AlAs is a 
better buffer layer than LT-AlGaAs for the MESFET structure [7]. Semi-insulating 
GaAs is, at best, only fair at supporting device and circuit operation at 
temperatures higher than 250C since the substrate becomes fairly conductive 
rather than insulating at higher temperatures. 
If the conductance of a buffer layer as a function of temperature can be 
characterized separately, along with the gate leakage current, one can compare 
the total drain leakage current and evaluate whether the structure design results 
in any extra leakage currents in gated devices. The next section deals with the 
buffer conductance of Al-containing AlGaAs buffers. 
 
5.5 Leakage currents on Al-containing AlGaAs buffers 
A pictorial cross section of the devices used in the measurements of the 
buffer conductance is shown in Fig. 99. After the formation of the ohmic contacts, 
the devices were etched down to the buffer layer using wet etching in a chemical 
solution described in Chapter 2 Section 2.9. The CuGe-based ohmic contacts 
served as the mask during the etching process. Devices were 100 m wide and 
had a drain-to-source spacing of 6 m. The transconductance in units of mS/mm 
was calculated by measuring the total current and dividing by the voltage-width 
product for a given fixed gate length. 
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Fig. 99. Schematic representation of devices used for leakage current measure-
ments. Cu3Ge contacts were used as the ohmic contacts to n-GaAs channel 
layer. 
 
Fig. 100 shows the buffer conductance in log scale at temperatures from 
25C and 400C for Al-containing buffers. The conductance of AlGaAs buffer is 
almost 50 times that of AlAs buffer at 400C. With the only exception being the 
hopping of conductance in LT-AlGaAs and AlAs materials, the conductance of all 
buffers obeys an exponential relationship with respect to T-1. The insert in Figure 
100 shows an enlarged plot of the circled region in Fig. 100; hopping of 
conductance for AlAs and Al0.3Ga0.7As materials grown at low temperatures can 
be seen at high temperatures. 
 




Fig. 100. Buffer transconductance in units of mS/mm at temperatures from 25C 
and 400C for several Al-containing semiconductors. The insert shows an 
enlarged plot for LT-AlGaAs buffers at temperatures from 300C to 400C.   
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Graded AlGaAs buffer (x = 0 to 25%) have the highest conductance in the 
temperature range between 25C to ~ 200C. However in the range between 
300C to 400C, the graded AlGaAs buffer conductance falls in between the 30% 
and 16.5% Al buffers. 
It is believed that the diffusion leakage current of AlGaAs at temperatures 
between 300C to 400C is dominant over the drift leakage current [50]. The 
activation energy, taken from the slope of conductance versus 1/T curve shown 
in Fig. 100, for each buffer material, along with the calculated band-gap energies, 
are tabulated in Table 13.   
Comparing the Eg/2 of each buffer material with the activation energy 
extracted from the conductance versus T-1 curves, there is a good agreement 
between the two values as the largest discrepancy between the two sets is only 
 





Band-gap Energy by Theory [41], eV  
Activation Energy, 
eV 
Eg, eV Eg/2, eV 
x=16.5 % 1.54 0.77 0.765 
x=0~25 % 1.608 0.804 0.866 
x=30.0 % 1.647 0.824 0.835 
x=30.0 % A 1.647 0.824 0.773 
x=30.0 % B 1.647 0.824 0.767 
x=100.0 % 2.16 1.08 1.312 
A Grown at 350C 
B Grown at 300C 
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50 meV. An intrinsic material property which is exponentially proportional to the 
reciprocal temperature is the intrinsic-carrier density of the buffer materials [50].  
This result supports the proposal for the use of wide band-gap materials as the 
substrate of choice for high temperature electronics. 
One of the significant accomplishments in this dissertation is the direct 
measurement of the substrate leakage in the sense of real device usage.  The 
results indicate that if AlAs is used as the buffer, the substrate leakage current 
density at 400C is as low as ~7x10-7 A/m at a forward bias of 1 V for a drain-
source spacing of 6 m. For the LT-AlGaAs buffer grown at 300C, the calculated 
substrate current density at 400C is ~ 5.2x10-6 A/m at Vds= 3 V, while the total 
drain leakage current density measured in the real device is 6.2x10-6 A/m at 
400C; clearly the majority of the leakage current is from the substrate. 
The hopping of the conductance in LT-AlGaAs buffers at temperatures 
between 300C and 400C is thought to reflect the carrier generation across the 
band-gap via the deep level states [51].  In a similar manner, the steep increase 
in conductance in the AlAs buffer is thought to be defect-state-related [51]. 
 
5.6 GaN-based MESFETs and MODFETs 
5.6.1 Introduction 
GaN-based materials are attractive for high-temperature electronics 
because of the low thermal generation rates and high breakdown fields inherent 
in wide band-gap semiconductors. High peak and saturation velocity (Vp = 
3.1x107 cm/s, Vs = 2.5x10
7 cm/s, respectively) [31], chemical inertness, and a 
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fairly high thermal conductivity make GaN a very strong potential material for 
field effect transistors (FET) operating at elevated temperatures. The III-V nitrides 
certainly offer the additional advantage of heterojunction device design. Through 
heterojunction design, two-dimensional electron gas (2-DEG) structures have 
been demonstrated [32, 33, 37, 43]. 
 
5.6.2 Device fabrication 
GaN-based MESFET and MODFET structures were grown on sapphire 
substrates using MBE. The cross sections of these two device structures are 
illustrated in Fig. 101. All of the structures had a buffer layer consisting of a 20 
nm aluminum nitride (AlN) layer on a sapphire substrate, followed by a 3 m 
unintentionally-doped (i) GaN layer. The active layers were then grown on this 
undoped 3 m-thick GaN layer. The MESFET consisted of a 100 nm thick, 
1x1017cm-3 Si-doped channel thinned from an originally 2 m layer and without a 
heavily doped (n++) capping layer. The MODFET had a 20 nm thick, Si-doped 
AlGaN epilayer with an Al composition of 30 % and a 1 m thick, undoped GaN 
channel layer. The sheet carrier concentration and Hall mobility were measured 
as 1.3x1012 cm-2 and 960 cm/Vsec, respectively. All of the FETs were fabricated 
with a source-drain spacing of 6 m. The gate length was 2 m and the width 
varied from 100 m to 200 m. The wafer was first covered with a 300 nm-thick, 
sputtered Ti layer to act as a mask prior to patterning of the device via 
photolithography. Processing steps are similar to those that have been described 
for GaAs-based devices [56]. 







Fig. 101.  Cross-sectional views of (a) Si-doped MESFET and (b) AlGaN/GaN 
MODFET. 
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The major difference in processing between the GaN-based devices and 
GaAs-based devices is that the wet etching was ruled out in the case of GaN-
based devices. The trench etching for device isolation was carried out by 
reactive ion etching (RIE) using a chlorine (Cl) based plasma. The final depth of 
the mesa is close to 2 m. The Ti mask is then removed in HF solution and the 
contact windows were exposed. The wafer was plasma etched for 30 sec in CF4 
and Ar plasma. Then the Ti-Al ohmic contacts were deposited using e-beam 
evaporation. 
Fig. 102 shows a plot of the specific contact resistance versus annealing 
time. The annealing condition was optimized and found to be 600C for 5 min for 
TiAl to n-type GaN with a doping density of 1.0x1017cm-3. As can be seen from  
 
Fig. 102. Specific contact resistance of TiAl ohmic contacts to n-type GaN as a 
function of annealing time at 600C in N2 ambient. 
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Fig. 102, the minimum contact resistance is attained for annealing times on the 
order of 5 min. 
TiAl is thermally stable at temperatures up to 400C if protected with TiWN 
or Cr/Au. Fig. 103 shows the excellent performance of this ohmic contact 
scheme at 400C for up to 150 hrs. Fig. 104 shows the optical photographs for 
the as-fabricated devices in which the gate dimension was 2 m. The devices 
are covered with Si3N4 except for the bright rectangular windows on which Cr 
and Au layers are sequentially deposited by sputtering for the electrical probing. 
The contact resistance of TiAl to n-type AlGaN was much higher than the contact 
resistance of TiAl is to n-GaN.  
 
 
Fig. 103. Results of aging tests at 400C for TiAl ohmic contacts to n-type GaN 
protected by a Cr diffusion barrier and an Au over layer. 






Fig. 104. Photographs of an (a) as-fabricated AlGaN/GaN MODFET with TiAl 
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The specific contact resistance was approximately two orders of 
magnitude higher for the case of n-AlGaN than for n- GaN, but the contact 
resistance of TiAl to n-type AlGaN was still lower than 1.0x10-4 cm2. Further 
studies to improve the contact resistance are necessary for increasing the output 
power of the AlGaN/GaN devices. 
The I-V characteristics of Pt, Au, and W Schottky contacts to n-type AlGaN 
are shown in Fig. 105. The forward I-V characteristics are exponential over 7 
decades of current with ideality factors ranging from 1.05 to 1.15. The reverse 
leakage current densities at –90 V were 0.12 A/mm, 0.60 A/mm, and 5.38 
A/mm, for Pt, Au, and W, respectively. The measured barrier heights in this 
dissertation for Pt, Au, and W were 0.97 eV, 0.86 eV, and 0.63 eV, respectively.  
These results reflect the dependence of the barrier height on metal work function 
because Pt has the largest work function of 5.65 eV, followed by that of Au, 5.1 
eV, than that of W, 4.55 eV [34-36]. However, the quantitative relation between 
the magnitude of barrier and metal work function does not give satisfactory 
results. For example, Pt and Au contacts to n-type AlGaN have a difference of 
only 0.11 eV in the barrier heights, whereas there is 0.55 eV difference in the 
work functions between Pt and Au.  
It appears that there may not be an advantage of using a wide band-gap 
semiconductor, such as AlGaN, to improve the barrier height in GaN-based 
materials as has been shown to be very effective in GaAs-based materials. For 
example, the Schottky barrier height of Pt to n-type GaN is also close to 1.0 ~ 1.1 
eV [37] which is similar in magnitude to the SBH to AlGaN.   
 










Fig. 105. Current-voltage characteristics for Pt, Au, and W Schottky contacts to n-
type AlGaN with an Al composition of 30.0%. 
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From a leakage current point of view, the Si3N4/GaN MISFET might be 
able to reduce most of the gate leakage currents but the devices tend to have 
extremely high pinch-off voltages and low transconductance [38]. A more 
accurate picture of the Schottky barrier height dependence on material band-gap 
or band-gap discontinuity will emerge as GaN-based technology matures. 
 
5.6.3 Device characterization 
5.6.3.1 GaN MESFET 
Fig. 106(a) shows the Id versus Vgs characteristics of a GaN MESFET at 
temperatures from 28C to 400C.  The on/off current ratio at 400C was only 5 
because of the severe leakage currents from the Pt/n-GaN gate diode and the 
undoped GaN buffer layer.  The device was completely pinched-off at –9 V gate 
bias at 25C. The transconductance, which is not shown in the figure, remained 
relatively constant at 10 mS/mm from 25C to 400C without noticeable 
degradation. The I-V characteristics of the gate diode as a function of 
temperature are shown in Fig. 106(b). From Fig. 106(b), the poor performance of 
the gate Schottky diode can be seen. The reverse current at 400C and at a gate 
bias of –10 V was as large as 1.4 mA. The weak rectifying property of the gate 
diode is believed to be due to the defects in the doped-GaN layer, which is close 
to the buffer layer. 
It is well known that the threading dislocations may have a high density in 
or near the channel of a GaN-based device and that this high threading 
dislocation density may provide leakage paths at elevated temperatures [38]. 
 






Fig. 106. Current-voltage characteristics for a representative GaN-MESFET of at 
temperatures from 25C to 400C demonstrated by (a) Drain currents as a 
function of gate voltage and (b) Current-voltage of the Pt/n-GaN Schottky diode. 
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It is worth pointing out that the GaN structure analyzed in this part of the 
dissertation was grown a number of years ago and the material properties for 
GaN-based semiconductors were not as good compared to those of currently 
grown GaN-based semiconductors and that these older GaN-based structures 
have considerably more defects. 
Fig. 107(a) shows the Id-Vds characteristics as a function of Vgs at 300C 
for GaN-MESFET fabricated with Pt as the gate and TiAl as the ohmic contacts.  
These devices were operational, but the pinch-off was not complete with a total 
drain leakage current of ~500 A at Vgs= -7 V. Fig. 107(b) shows the Id vs Vds 
characteristics at Vgs= -7 V.  At Vds = 10 V, the total drain leakage was 550 A, 
while the gate leakage current was 335 A. 
The gate leakage currents prevented complete channel pinch-off at 400C 
as shown in Fig. 108(a). At this temperature, the gate current surpassed the 
drain leakage current and became the dominant leakage source, as can be seen 
from Fig. 108 (b). 
 
5.6.3.2 GaN modulated doped field effect transistor (MODFET) 
Fig. 109 shows the Id-Vds characteristics at 35C for a MODFET having 
dimensions of 2 x 200 m2. The current when the channel was fully open was 33 
mA and the breakdown voltage was ~70 V (not shown in the figure).  A maximum 
dc power of 2.8 W/mm was achieved.   
Self-heating was observed in this type of device as reflected by the 
decrease in drain current with respect to increased drain voltage. 




Fig. 107. Current-voltage characteristics at 300C for a representative GaN- 
MESFET fabricated with Pt as the gate and TiAl as the ohmic contacts: 
(a) Id-Vds characteristics; (b) Drain and gate leakage currents at pinch-off, which 
occurred at a gate voltage of -7.0 V. 
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Fig. 108. Current-voltage characteristics at 400C for a representative GaN- 
MESFET fabricated with Pt as the gate and TiAl as the ohmic contacts: 
(a) Id-Vds characteristics; (b) Drain and gate leakage currents at pinch-off, which 
occurred at a gate voltage of -7.0 V.  Note that at Vds voltages at or above 6 V, Ids 
and Igs are almost equal to each other. 









Fig. 109. Id-Vds characteristics at 35C for a representative AlGaN/GaN MODFET 
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Another reason for such behavior is, at higher fields, the electron mobility 
of the 2DEG is reduced, due to the scattering of electrons into lower-mobility 
subbands [32,33]. 
Fig. 110 shows the Id versus Vgs characteristics for a 2 m x 100 m of a 
represenative AlGaN/GaN MODFET device at temperatures between 35C and 
400C. Despite the low on/off current ratio at 35C of ~1150 for these devices, a 
relatively superior on/off current ratio of ~70 at 400C was obtained for these 
devices while still having good pinch-off characteristics at 400C.  
 
 
Fig. 110. Drain currents as a function of gate voltage for a representative 
AlGaN/GaN MODFET at temperatures from 35C to 400C. The drain to 
source voltage was set at 5.0 V. 
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The total drain leakage currents at pinch-off (i.e., Vgs = -2 V, Vds = 5V) 
were 48 A, 110 A, and 225 A, at temperatures of 300C, 350C, and 400C, 
respectively. Using GaN as a buffer layer for AlGaN/GaN-based devices, the total 
drain leakage at 400C was reduced by a factor of 2 compared with using AlAs 
as a buffer for AlGaAs/GaAs-based devices due to the higher band-gap of GaN 
in GaN-based devices over AlAs in GaAs-based devices. 
For these AlGaN/GaN MODFET devices, the transconductance gradually 
decreased with temperature up to 350C, followed by a steeper drop between 
350C and 400C, as can be seen in Fig. 111. The peak transconductance was 
47 mS/mm near room temperature, and dropped by 12% of its initial value to 
41.4 mS/mm at 350C. The decrease in transconductance with temperature can 
be explained by the temperature dependence of electron mobility.  However, 
instead of 1/T dependence as in GaAs [11,39], it was found that the electron 
mobility in GaN was relatively insensitive to temperatures above 300 K.  
The large conduction band discontinuity [32, 33, 37, 43 ] in this material 
system plays an important role in terms of better electron confinement and, thus, 
potentially less degradation in transconductance. The band-gap energy of 
Al0.3Ga0.7N at 300 K is 4.03 eV [11], while the corresponding band-gap energy is 
3.348 eV for Wurtzite GaN [11]. Therefore, the conduction band offset of 
Al0.3Ga0.7N/GaN is expected to be higher than that of the Al0.3Ga0.7As/GaAs 
system [11]. Another apparently unique property of this structure is the fixed 
pinch-off voltage in the temperature range from 35C to 400C.   
 








Fig. 111.  Transconductance as a function of gate voltage for a representative 
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This fixed pinch-off voltage is attributed in this dissertation to a lower value 
of the thermally generated substrate leakage currents at high temperatures, and, 
hence, there is stronger gate bias modulation of the channel carriers when there 
are fewer thermally generated carriers and the channel is not dominated by 
thermally generated carriers. 
The elevated temperature characteristics of representative MODFETs are 
shown in Figs. 112, 113, and 114 for temperatures of 300C, 350C, and 400C, 
respectively. The current ratios of gate leakage to total drain leakage for Vds = 5V 
and Vgs= -2V at 300C, 350C, and 400C are 22.4 A/48 A, 133 A/110 A, 
and 271 A/225 A, respectively. The fact that the gate current became the 
dominant leakage source is not surprising because the barrier height 
characterized from forward I-V curves for the gate diode at 35C was ~1.0 eV.  A 
1 eV SBH is not sufficient to eliminate gate leakage at temperatures higher than 
350C as has been shown for all of the GaAs-based devices studied in this 
dissertation. 
Comparing these elevated temperature characteristics with that of GaAs-
based high temperature devices, it can be concluded that a larger conduction 
band discontinuity and a higher band-gap in the buffer layer can improve the high 
temperature performance in a HEMT or MODFET structure.  The barrier height is 
the key point for achieving high power, high temperature applications for HEMT 
and MODFET structures. For GaN-based HEMT and MODFET structures, the 
barrier height may be improved by choosing metals having a large work function. 
 




Fig. 112. Current-voltage characteristics at 300C for a representative AlGaN/ 
GaN MODFET fabricated with Pt as the gate and TiAl as the ohmic contacts: (a) 
Id-Vds characteristics; (b) Drain and gate leakage currents at pinch-off, which 
corresponds to a gate voltage of -2.0 V. 




Fig. 113. Current-voltage characteristics at 350C for a representative AlGaN/ 
GaN MODFET fabricated with Pt as the gate and TiAl as the ohmic contacts: (a) 
Id-Vds characteristics; (b) Drain and gate leakage currents at pinch-off, which 
corresponds to a gate voltage of -2.0 V.   




Fig. 114. Current-voltage characteristics at 400C for a representative AlGaN/ 
GaN MODFET fabricated with Pt as the gate and TiAl as the ohmic contacts:  (a) 
Id-Vds characteristics; (b) Drain and gate leakage currents at pinch-off, which 
corresponds to a gate voltage of -2.0 V. 
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Note, that at high Vds voltages, the drain and gate currents are essentially 
identical for these AlGaN/GaN MODFETs at 350C indicating substantial leakage 
currents are present especially gate leakage currents which contribute to the 
drain leakage as well. However, as mentioned before in this dissertation, a more 
accurate picture of the Schottky barrier height dependence on material band-gap 
or band-gap discontinuity needs to be explored. 
  
5.7 Conclusion 
The performance of GaAs-based high temperature electronic devices is 
presumably determined by the structure design.  Through appropriate structure 
design, one can manipulate the leakage currents from the substrate, gate, and 
reverse-biased junctions to achieve low-power, low leakage operation at elevated 
temperatures. For example, the gate leakage currents at 400C in a 
heterojunction MESFET is equivalent to that of a GaAs MESFET device without 
an AlGaAs epilayer at 300C if a thin layer of AlGaAs is placed on top of n-GaAs 
to be contacted to the gate. The performance of the heterojunction JFET 
structure (i.e., inserting a p-AlGaAs layer on top of the n-AlGaAs layer) is found 
to be equally impressive in terms of reduced leakage currents and improved 
device performance. Further reduction in gate thermal leakage current is 
possible by applying LT-AlGaAs to replace the AlGaAs materials grown at normal 
temperatures. 
A satisfactory low-leakage current device will not be realized without a 
back-wall barrier in the structure design because the substrate becomes semi-
conducting rather than semi-insulating at high temperatures. LT-AlGaAs and high 
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Al-content AlGaAs are found to be very effective as a back-wall barrier and in 
reducing substrate leakage currents. 
Using wide band-gap semiconductors such as GaN on sapphire, silicon 
carbide or other wide band-gap materials reduces the substrate leakage current 
at elevated temperatures. For this potential to be realized, defect levels must be 
reduced.  Improvements in semi-insulating buffers, stable ohmic contacts, and 
Schottky barrier heights are needed to optimize the high temperature operation. 
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CONCLUSIONS AND FUTURE WORK 
 
6.1 Conclusions 
In conclusion, CuGe-based ohmic contacts deposited under appropriate 
deposition procedures and precise composition control have low resistivity 
competitive to that of AuGeNi contacts to n-type GaAs. RF-sputtered TiWN, with 
certain levels of nitrogen incorporation, are effective diffusion barriers preventing 
intermixing between Au and Cu3Ge. The degradation rate of the specific contact 
resistance of Cu3Ge to n-type GaAs with a TiWN barrier and Au overlayer is 
close to t1/2 at 400C and negligible at temperatures lower than 350C. 
The properties of Cu3Ge ohmic contacts to n-type GaAs have demonstrated 
that they will be suitable candidates as ohmic contacts in GaAs-based electronic 
devices for high frequency, high power, and high temperature applications. 
In MESFET devices, reverse leakage currents of the gate Schottky diode 
are dominated by the tunneling through the lowered energy barrier between the 
metal/semiconductor interfaces due to image forces and the effects of elevated 
temperatures including the exponential dependence of the thermally generated 
carriers on temperature and the reduction in SBH with increased temperature. 
The Schottky barrier heights for GaAs-based devices can be enhanced by 
increasing the Al composition of the AlGaAs layer in the gate contact layers due 
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to the larger bandgap of AlGaAs compared to GaAs and the large conduction 
band discontinuity. For deposited contacts, the MIGS model appears to be 
suitable for the work performed in this dissertation and can be used to predict the 
barrier height of metal/AlxGa1-xAs interfaces. 
The low-power consumption operations at elevated temperatures cannot 
be achieved without the careful engineering of the buffer layers in GaAs-
technology – the so-called “back-wall barrier.” Together with “gate barrier 
engineering,” reliable operations at 400C for GaAs-based electronics are 
feasible. 
Grain boundaries serve as the sink of atoms and fast diffusion paths 
allowing reactions, contamination and electromigration to take place. There is no 
doubt that current transport through these defects will be much easier than that 
in the monocrystalline materials. Thus, the contacts should be ultimately 
monocrystalline and epitaxial. Thulium phosphide (TmP) has demonstrated 
excellent performance as a promising Schottky contact for high-temperature 
operations. Other rare-earth compounds, i.e., the rare earth arsenides and 
phosphides, having material properties similar to that of TmP, are potential 
candidates for high temperature applications 
The performance of GaAs-based high temperature electronic devices is 
presumably determined by the structure design. Through appropriate structure 
design, one can manipulate the leakage currents from the gate, reverse-biased 
junctions, and substrate to achieve low power, low leakage operation at elevated 
temperatures. There are two effective approaches for reducing the gate leakage 
currents for GaAs FETs, heterojunction MESFETs and JFETs, namely increased 
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Schottky barrier heights and built-in potentials, respectively. Further reduction in 
gate current is achieved by applying LT-AlGaAs to replace the AlGaAs materials 
for GaAs-based devices grown at normal temperatures. 
The generation-recombination current dominates the diffusion current as 
the major component of substrate leakage for GaAs FETs grown on GaAs 
substrates at temperatures around or lower than ~ 350C.  LT-AlGaAs and high 
Al-content AlGaAs such as AlAs are found to be very effective in reducing 
substrate leakage current at all temperatures investigated in this dissertation. 
Using wide band-gap semiconductors such as GaN grown on wide band-
gap substrates reduces the substrate leakage current at elevated temperatures. 
Devices that take advantage of and exploit the higher conduction band 
discontinuity between GaN and AlGaN and, thus, the higher electron-
confinement, show high stability in transconductance in the temperature range 
from or below room temperature up to ~ 400C. Ti-Al ohmic contacts protected 
by Cr and Au overlayers can be used for high temperature applications. However, 
improvements in semi-insulating buffers, stable ohmic contacts, and Schottky 
barrier heights are needed to optimize the high temperature operation. 
 
6.2 Future work 
Thermally stable ohmic contacts to n-type GaAs with no degradation at 
temperatures higher than 400C, for example, NiIn(Ge)W/WNx/Au ohmic con-
tacts to n-type GaAs have shown impressive performance and can be promising 
candidates in terms of low specific contact resistance and excellent thermal 
stability. 
263    
 
Future research efforts should pursue Schottky contact materials with 
barrier heights higher than 1.3 eV to both GaN- and GaAs-based semiconductors. 
This research should also include investigations of single crystalline Schottky 
contacts to reduce leakage current at high temperatures. Rare earth compounds 
are promising candidates and have shown an ability to satisfy both requirements 
and need to be explored further in the future. 
The simulation of device performance using commercial software 
packages can greatly aid and expand upon the preliminary success that was 
realized in this dissertation study and will help the optimization on device 
structure design. The high temperature performance can be dramatically 
improved as many mistakes, both in design or processing, can be detected, 
understood, further simulated and corrected. 
The design of the buffer and gate contacting layers in GaN-based 
electronic devices, especially the characterization on the Schottky behavior of 
metal/AlxGa1-xN interfaces at elevated temperatures, needs to be systematically 
performed.  While a strong dependence of SBH on metal work function is noted, 
the measured barrier heights show a large amount of variation for metals with 
similar work functions. This suggests that sample preparation and material 
quality need to be improved. It is important to match the coefficient of thermal 
expansion and the lattice constant between Schottky metals and AlxGa1-xN in 
order to obtain stress-free or nearly stress-free interfaces and, thus, more stable 
Schottky contacts.  It is also worth noting that Schottky contacts should ultimately 
be single crystalline. Pd, Ni, Rh, Re, and Te are potential candidates due to their 
high work function. The lattice mismatch between Ti ( or Zr ) diboride and AlGaN 
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is less than 0.6% which makes these diborides potential candidate single 
crystalline Schottky contacts to AlGaN. 
